

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 80 |
| Number of Logic Elements/Cells | 640 |
| Total RAM Bits | - |
| Number of I/O | 101 |
| Number of Gates | - |
| Voltage - Supply | 1.71V ~ 3.465V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 132-LFBGA, CSPBGA |
| Supplier Device Package | 132-CSPBGA (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-3m132i |

June 2013

Data Sheet DS1002

Features

- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - Single chip, no external configuration memory required
 - Excellent design security, no bit stream to intercept
 - Reconfigure SRAM based logic in milliseconds
 - SRAM and non-volatile memory programmable through JTAG port
 - Supports background programming of non-volatile memory
- **Sleep Mode**
 - Allows up to 100x static current reduction
- **TransFR™ Reconfiguration (TFR)**
 - In-field logic update while system operates
- **High I/O to Logic Density**
 - 256 to 2280 LUT4s
 - 73 to 271 I/Os with extensive package options
 - Density migration supported
 - Lead free/RoHS compliant packaging
- **Embedded and Distributed Memory**
 - Up to 27.6 Kbits sysMEM™ Embedded Block RAM
 - Up to 7.7 Kbits distributed RAM
 - Dedicated FIFO control logic

Table 1-1. MachXO Family Selection Guide

| Device | LCMXO256 | LCMXO640 | LCMXO1200 | LCMXO2280 |
|-------------------------------------|------------------|------------------|------------------|------------------|
| LUTs | 256 | 640 | 1200 | 2280 |
| Dist. RAM (Kbits) | 2.0 | 6.1 | 6.4 | 7.7 |
| EBR SRAM (Kbits) | 0 | 0 | 9.2 | 27.6 |
| Number of EBR SRAM Blocks (9 Kbits) | 0 | 0 | 1 | 3 |
| V _{CC} Voltage | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V |
| Number of PLLs | 0 | 0 | 1 | 2 |
| Max. I/O | 78 | 159 | 211 | 271 |
| Packages | | | | |
| 100-pin TQFP (14x14 mm) | 78 | 74 | 73 | 73 |
| 144-pin TQFP (20x20 mm) | | 113 | 113 | 113 |
| 100-ball csBGA (8x8 mm) | 78 | 74 | | |
| 132-ball csBGA (8x8 mm) | | 101 | 101 | 101 |
| 256-ball caBGA (14x14 mm) | | 159 | 211 | 211 |
| 256-ball ftBGA (17x17 mm) | | 159 | 211 | 211 |
| 324-ball ftBGA (19x19 mm) | | | | 271 |

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER® design tools from Lattice allow complex designs to be efficiently implemented using the MachXO family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.


In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.

The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.


Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

Figure 2-1. Top View of the MachXO1200 Device¹



1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.

Figure 2-2. Top View of the MachXO640 Device




The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO1200 and MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after V_{CC} , V_{CCAUX} , and V_{CCIO} are at valid operating levels and the device has been configured.

The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to V_{CCIO} . The I/O pins will maintain the blank configuration until V_{CC} , V_{CCAUX} and V_{CCIO} have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V_{CCIO} supplies should be powered up before or together with the V_{CC} and V_{CCAUX} supplies

Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.



MachXO Family Data Sheet

DC and Switching Characteristics

June 2013

Data Sheet DS1002

Absolute Maximum Ratings^{1, 2, 3}

| | LCMXO E (1.2V) | LCMXO C (1.8V/2.5V/3.3V) |
|--|---------------------|--------------------------|
| Supply Voltage V _{CC} | -0.5 to 1.32V | -0.5 to 3.75V |
| Supply Voltage V _{CCAUX} | -0.5 to 3.75V | -0.5 to 3.75V |
| Output Supply Voltage V _{CCIO} | -0.5 to 3.75V | -0.5 to 3.75V |
| I/O Tristate Voltage Applied ⁴ | -0.5 to 3.75V | -0.5 to 3.75V |
| Dedicated Input Voltage Applied ⁴ | -0.5 to 3.75V | -0.5 to 4.25V |
| Storage Temperature (ambient)..... | -65 to 150°C | -65 to 150°C |
| Junction Temp. (T _j) | +125°C | +125°C |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. Overshoot and undershoot of -2V to (V_{IHMAX} + 2) volts is permitted for a duration of <20ns.

Recommended Operating Conditions¹

| Symbol | Parameter | Min. | Max. | Units |
|---------------------------------|---|-------|-------|-------|
| V _{CC} | Core Supply Voltage for 1.2V Devices | 1.14 | 1.26 | V |
| | Core Supply Voltage for 1.8V/2.5V/3.3V Devices | 1.71 | 3.465 | V |
| V _{CCAUX} ³ | Auxiliary Supply Voltage | 3.135 | 3.465 | V |
| V _{CCIO} ² | I/O Driver Supply Voltage | 1.14 | 3.465 | V |
| t _{TJCOM} | Junction Temperature Commercial Operation | 0 | +85 | °C |
| t _{TJIND} | Junction Temperature Industrial Operation | -40 | 100 | °C |
| t _{TFLASHCOM} | Junction Temperature, Flash Programming, Commercial | 0 | +85 | °C |
| t _{TFLASHIND} | Junction Temperature, Flash Programming, Industrial | -40 | 100 | °C |

1. Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both 2.5V, they must also be the same supply. 3.3V V_{CCIO} and 1.2V V_{CCIO} should be tied to V_{CCAUX} or 1.2V V_{CC} respectively.
2. See recommended voltages by I/O standard in subsequent table.
3. V_{CC} must reach minimum V_{CC} value before V_{CCAUX} reaches 2.5V.

MachXO Programming/Erase Specifications

| Symbol | Parameter | Min. | Max. | Units |
|------------------------|---|------|--------|--------|
| N _{PROGCYC} | Flash Programming Cycles per t _{RETENTION} | | 1,000 | Cycles |
| | Flash Functional Programming Cycles | | 10,000 | Cycles |
| t _{RETENTION} | Data Retention at 125° Junction Temperature | 10 | | Years |

Initialization Supply Current^{1, 2, 3, 4}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|--------------------|---|--------------|-------------------|-------|
| I _{CC} | Core Power Supply | LCMxo256C | 13 | mA |
| | | LCMxo640C | 17 | mA |
| | | LCMxo1200C | 21 | mA |
| | | LCMxo2280C | 23 | mA |
| | | LCMxo256E | 10 | mA |
| | | LCMxo640E | 14 | mA |
| | | LCMxo1200E | 18 | mA |
| | | LCMxo2280E | 20 | mA |
| I _{CCAUX} | Auxiliary Power Supply V _{CCAUX} = 3.3V | LCMxo256C/E | 10 | mA |
| | | LCMxo640E/C | 13 | mA |
| | | LCMxo1200E/C | 24 | mA |
| | | LCMxo2280E/C | 25 | mA |
| I _{CCIO} | Bank Power Supply ⁶ | All devices | 2 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V_{CCIO} or GND.
3. Frequency = 0MHz.
4. Typical user pattern.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per Bank, V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

Programming and Erase Flash Supply Current^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|--------------------|---|--------------|-------------------|-------|
| I _{CC} | Core Power Supply | LCMxo256C | 9 | mA |
| | | LCMxo640C | 11 | mA |
| | | LCMxo1200C | 16 | mA |
| | | LCMxo2280C | 22 | mA |
| | | LCMxo256E | 6 | mA |
| | | LCMxo640E | 8 | mA |
| | | LCMxo1200E | 12 | mA |
| | | LCMxo2280E | 14 | mA |
| I _{CCAUX} | Auxiliary Power Supply V _{CCAUX} = 3.3V | LCMxo256C/E | 8 | mA |
| | | LCMxo640C/E | 10 | mA |
| | | LCMxo1200/E | 15 | mA |
| | | LCMxo2280C/E | 16 | mA |
| I _{CCIO} | Bank Power Supply ⁶ | All devices | 2 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V_{CCIO} or GND.
3. Typical user pattern.
4. JTAG programming is at 25MHz.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per Bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

LCMxo256 and LCMxo640 Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | LCMxo256 | | | | LCMxo640 | | | |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 85 | PT4B | 0 | PCLK0_1** | C | PT6B | 0 | PCLK0_1** | |
| 86 | PT4A | 0 | PCLK0_0** | T | PT5B | 0 | PCLK0_0** | C |
| 87 | PT3D | 0 | | C | PT5A | 0 | | T |
| 88 | VCCAUX | - | | | VCCAUX | - | | |
| 89 | PT3C | 0 | | T | PT4F | 0 | | |
| 90 | VCC | - | | | VCC | - | | |
| 91 | PT3B | 0 | | C | PT3F | 0 | | |
| 92 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| 93 | GNDIO0 | 0 | | | GNDIO0 | 0 | | |
| 94 | PT3A | 0 | | T | PT3B | 0 | | C |
| 95 | PT2F | 0 | | C | PT3A | 0 | | T |
| 96 | PT2E | 0 | | T | PT2F | 0 | | C |
| 97 | PT2D | 0 | | C | PT2E | 0 | | T |
| 98 | PT2C | 0 | | T | PT2B | 0 | | C |
| 99 | PT2B | 0 | | C | PT2C | 0 | | |
| 100 | PT2A | 0 | | T | PT2A | 0 | | T |

* NC for "E" devices.

** Primary clock inputs are single-ended.

LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP

| Pin Number | LCMxo1200 | | | | LCMxo2280 | | | |
|------------|------------------|------|----------------|--------------|------------------|------|----------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 1 | PL2A | 7 | | T | PL2A | 7 | LUM0_PLLT_FB_A | T |
| 2 | PL2B | 7 | | C | PL2B | 7 | LUM0_PLLC_FB_A | C |
| 3 | PL3C | 7 | | T | PL3C | 7 | LUM0_PLLT_IN_A | T |
| 4 | PL3D | 7 | | C | PL3D | 7 | LUM0_PLLC_IN_A | C |
| 5 | PL4B | 7 | | | PL4B | 7 | | |
| 6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| 7 | PL6A | 7 | | T* | PL7A | 7 | | T* |
| 8 | PL6B | 7 | GSRN | C* | PL7B | 7 | GSRN | C* |
| 9 | GND | - | | | GND | - | | |
| 10 | PL7C | 7 | | T | PL9C | 7 | | T |
| 11 | PL7D | 7 | | C | PL9D | 7 | | C |
| 12 | PL8C | 7 | | T | PL10C | 7 | | T |
| 13 | PL8D | 7 | | C | PL10D | 7 | | C |
| 14 | PL9C | 6 | | | PL11C | 6 | | |
| 15 | PL10A | 6 | | T* | PL13A | 6 | | T* |
| 16 | PL10B | 6 | | C* | PL13B | 6 | | C* |
| 17 | VCC | - | | | VCC | - | | |
| 18 | PL11B | 6 | | | PL14D | 6 | | C |
| 19 | PL11C | 6 | TSALL | | PL14C | 6 | TSALL | T |
| 20 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 21 | PL13C | 6 | | | PL16C | 6 | | |
| 22 | PL14A | 6 | LLM0_PLLT_FB_A | T* | PL17A | 6 | LLM0_PLLT_FB_A | T* |
| 23 | PL14B | 6 | LLM0_PLLC_FB_A | C* | PL17B | 6 | LLM0_PLLC_FB_A | C* |
| 24 | PL15A | 6 | LLM0_PLLT_IN_A | T* | PL18A | 6 | LLM0_PLLT_IN_A | T* |
| 25 | PL15B | 6 | LLM0_PLLC_IN_A | C* | PL18B | 6 | LLM0_PLLC_IN_A | C* |
| 26** | GNDIO6 GNDIO5 | - | | | GNDIO6 GNDIO5 | - | | |
| 27 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 28 | TMS | 5 | TMS | | TMS | 5 | TMS | |
| 29 | TCK | 5 | TCK | | TCK | 5 | TCK | |
| 30 | PB3B | 5 | | | PB3B | 5 | | |
| 31 | PB4A | 5 | | T | PB4A | 5 | | T |
| 32 | PB4B | 5 | | C | PB4B | 5 | | C |
| 33 | TDO | 5 | TDO | | TDO | 5 | TDO | |
| 34 | TDI | 5 | TDI | | TDI | 5 | TDI | |
| 35 | VCC | - | | | VCC | - | | |
| 36 | VCCAUX | - | | | VCCAUX | - | | |
| 37 | PB6E | 5 | | T | PB8E | 5 | | T |
| 38 | PB6F | 5 | | C | PB8F | 5 | | C |
| 39 | PB7B | 4 | PCLK4_1**** | | PB10F | 4 | PCLK4_1**** | |
| 40 | PB7F | 4 | PCLK4_0**** | | PB10B | 4 | PCLK4_0**** | |
| 41 | GND | - | | | GND | - | | |

LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | LCMxo1200 | | | | LCMxo2280 | | | |
|------------|------------------|------|---------------|--------------|------------------|------|---------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 42 | PB9A | 4 | | T | PB12A | 4 | | T |
| 43 | PB9B | 4 | | C | PB12B | 4 | | C |
| 44 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| 45 | PB10A | 4 | | T | PB13A | 4 | | T |
| 46 | PB10B | 4 | | C | PB13B | 4 | | C |
| 47** | SLEEPN | - | SLEEPN | | SLEEPN | - | SLEEPN | |
| 48 | PB11A | 4 | | T | PB16A | 4 | | T |
| 49 | PB11B | 4 | | C | PB16B | 4 | | C |
| 50** | GNDIO3 GNDIO4 | - | | | GNDIO3 GNDIO4 | - | | |
| 51 | PR16B | 3 | | | PR19B | 3 | | |
| 52 | PR15B | 3 | | C* | PR18B | 3 | | C* |
| 53 | PR15A | 3 | | T* | PR18A | 3 | | T* |
| 54 | PR14B | 3 | | C* | PR17B | 3 | | C* |
| 55 | PR14A | 3 | | T* | PR17A | 3 | | T* |
| 56 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| 57 | PR12B | 3 | | C* | PR15B | 3 | | C* |
| 58 | PR12A | 3 | | T* | PR15A | 3 | | T* |
| 59 | GND | - | | | GND | - | | |
| 60 | PR10B | 3 | | C* | PR13B | 3 | | C* |
| 61 | PR10A | 3 | | T* | PR13A | 3 | | T* |
| 62 | PR9B | 3 | | C* | PR11B | 3 | | C* |
| 63 | PR9A | 3 | | T* | PR11A | 3 | | T* |
| 64 | PR8B | 2 | | C* | PR10B | 2 | | C* |
| 65 | PR8A | 2 | | T* | PR10A | 2 | | T* |
| 66 | VCC | - | | | VCC | - | | |
| 67 | PR6C | 2 | | | PR8C | 2 | | |
| 68 | PR6B | 2 | | C* | PR8B | 2 | | C* |
| 69 | PR6A | 2 | | T* | PR8A | 2 | | T* |
| 70 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| 71 | PR4D | 2 | | | PR5D | 2 | | |
| 72 | PR4B | 2 | | C* | PR5B | 2 | | C* |
| 73 | PR4A | 2 | | T* | PR5A | 2 | | T* |
| 74 | PR2B | 2 | | C | PR3B | 2 | | C* |
| 75 | PR2A | 2 | | T | PR3A | 2 | | T* |
| 76** | GNDIO1 GNDIO2 | - | | | GNDIO1 GNDIO2 | - | | |
| 77 | PT11C | 1 | | | PT15C | 1 | | |
| 78 | PT11B | 1 | | C | PT14B | 1 | | C |
| 79 | PT11A | 1 | | T | PT14A | 1 | | T |
| 80 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| 81 | PT9E | 1 | | | PT12D | 1 | | C |

LCMxo256 and LCMxo640 Logic Signal Connections: 100 csBGA (Cont.)

| LCMxo256 | | | | | LCMxo640 | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| P13 | PB5A | 1 | | | P13 | PB9C | 2 | | T |
| M12* | SLEEPN | - | SLEEPN | | M12* | SLEEPN | - | SLEEPN | |
| P14 | PB5C | 1 | | T | P14 | PB9D | 2 | | C |
| N13 | PB5D | 1 | | C | N13 | PB9F | 2 | | |
| N14 | PR9B | 0 | | C | N14 | PR11D | 1 | | C |
| M14 | PR9A | 0 | | T | M14 | PR11B | 1 | | C |
| L13 | PR8B | 0 | | C | L13 | PR11C | 1 | | T |
| L14 | PR8A | 0 | | T | L14 | PR11A | 1 | | T |
| M13 | PR7D | 0 | | C | M13 | PR10D | 1 | | C |
| K14 | PR7C | 0 | | T | K14 | PR10C | 1 | | T |
| K13 | PR7B | 0 | | C | K13 | PR10B | 1 | | C |
| J14 | PR7A | 0 | | T | J14 | PR10A | 1 | | T |
| J13 | PR6B | 0 | | C | J13 | PR9D | 1 | | |
| H13 | PR6A | 0 | | T | H13 | PR9B | 1 | | |
| G14 | GNDIO0 | 0 | | | G14 | GNDIO1 | 1 | | |
| G13 | PR5D | 0 | | C | G13 | PR7B | 1 | | |
| F14 | PR5C | 0 | | T | F14 | PR6C | 1 | | |
| F13 | PR5B | 0 | | C | F13 | PR6B | 1 | | |
| E14 | PR5A | 0 | | T | E14 | PR5D | 1 | | |
| E13 | PR4B | 0 | | C | E13 | PR5B | 1 | | |
| D14 | PR4A | 0 | | T | D14 | PR4D | 1 | | |
| D13 | PR3D | 0 | | C | D13 | PR4B | 1 | | |
| C14 | PR3C | 0 | | T | C14 | PR3D | 1 | | |
| C13 | PR3B | 0 | | C | C13 | PR3B | 1 | | |
| B14 | PR3A | 0 | | T | B14 | PR2D | 1 | | |
| C12 | PR2B | 0 | | C | C12 | PR2B | 1 | | |
| B13 | GNDIO0 | 0 | | | B13 | GNDIO1 | 1 | | |
| A13 | PR2A | 0 | | T | A13 | PT9F | 0 | | C |
| A12 | PT5C | 0 | | | A12 | PT9E | 0 | | T |
| B11 | PT5B | 0 | | C | B11 | PT9C | 0 | | |
| A11 | PT5A | 0 | | T | A11 | PT9A | 0 | | |
| B12 | PT4F | 0 | | C | B12 | VCCIO0 | 0 | | |
| A10 | PT4E | 0 | | T | A10 | GNDIO0 | 0 | | |
| B10 | PT4D | 0 | | C | B10 | PT7E | 0 | | |
| A9 | PT4C | 0 | | T | A9 | PT7A | 0 | | |
| A8 | PT4B | 0 | PCLK0_1** | C | A8 | PT6B | 0 | PCLK0_1** | |
| B8 | PT4A | 0 | PCLK0_0** | T | B8 | PT5B | 0 | PCLK0_0** | C |
| A7 | PT3D | 0 | | C | A7 | PT5A | 0 | | T |
| B7 | VCCAUX | - | | | B7 | VCCAUX | - | | |
| A6 | PT3C | 0 | | T | A6 | PT4F | 0 | | |
| B6 | VCC | - | | | B6 | VCC | - | | |
| A5 | PT3B | 0 | | C | A5 | PT3F | 0 | | |

**LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections:
 132 csBGA (Cont.)**

| LCMXO640 | | | | | LCMXO1200 | | | | | LCMXO2280 | | | | |
|----------|---------------|------|---------------|--------------|-----------|---------------|------|---------------|--------------|-----------|---------------|------|---------------|--------------|
| Ball # | Ball Function | Bank | Dual Function | Differential | Ball # | Ball Function | Bank | Dual Function | Differential | Ball # | Ball Function | Bank | Dual Function | Differential |
| B9 | PT7B | 0 | | C | B9 | PT9B | 1 | | C | B9 | PT12D | 1 | | C |
| A9 | PT7A | 0 | | T | A9 | PT9A | 1 | | T | A9 | PT12C | 1 | | T |
| A8 | PT6B | 0 | PCLK0_1*** | C | A8 | PT7D | 1 | PCLK1_1*** | | A8 | PT10B | 1 | PCLK1_1*** | |
| B8 | PT6A | 0 | | T | B8 | PT7B | 1 | | | B8 | PT9D | 1 | | |
| C8 | PT5B | 0 | PCLK0_0*** | C | C8 | PT6F | 0 | PCLK1_0*** | | C8 | PT9B | 1 | PCLK1_0*** | |
| B7 | PT5A | 0 | | T | B7 | PT6D | 0 | | | B7 | PT8D | 0 | | |
| A7 | VCCAUX | - | | | A7 | VCCAUX | - | | | A7 | VCCAUX | - | | |
| C7 | VCC | - | | | C7 | VCC | - | | | C7 | VCC | - | | |
| A6 | PT4D | 0 | | C | A6 | PT5D | 0 | | C | A6 | PT7B | 0 | | C |
| B6 | PT4C | 0 | | T | B6 | PT5C | 0 | | T | B6 | PT7A | 0 | | T |
| C6 | PT3F | 0 | | C | C6 | PT5B | 0 | | C | C6 | PT6D | 0 | | |
| B5 | PT3E | 0 | | T | B5 | PT5A | 0 | | T | B5 | PT6E | 0 | | T |
| A5 | PT3D | 0 | | | A5 | PT4B | 0 | | | A5 | PT6F | 0 | | C |
| B4 | GNDIO0 | 0 | | | B4 | GNDIO0 | 0 | | | B4 | GNDIO0 | 0 | | |
| A4 | PT3B | 0 | | | A4 | PT3D | 0 | | C | A4 | PT4B | 0 | | C |
| C4 | PT2F | 0 | | | C4 | PT3C | 0 | | T | C4 | PT4A | 0 | | T |
| A3 | PT2D | 0 | | C | A3 | PT3B | 0 | | C | A3 | PT3B | 0 | | C |
| A2 | PT2C | 0 | | T | A2 | PT2B | 0 | | C | A2 | PT2B | 0 | | C |
| B3 | PT2B | 0 | | C | B3 | PT3A | 0 | | T | B3 | PT3A | 0 | | T |
| A1 | PT2A | 0 | | T | A1 | PT2A | 0 | | T | A1 | PT2A | 0 | | T |
| F1 | GND | - | | | F1 | GND | - | | | F1 | GND | - | | |
| P9 | GND | - | | | P9 | GND | - | | | P9 | GND | - | | |
| J14 | GND | - | | | J14 | GND | - | | | J14 | GND | - | | |
| C9 | GND | - | | | C9 | GND | - | | | C9 | GND | - | | |
| C5 | VCCIO0 | 0 | | | C5 | VCCIO0 | 0 | | | C5 | VCCIO0 | 0 | | |
| B11 | VCCIO0 | 0 | | | B11 | VCCIO1 | 1 | | | B11 | VCCIO1 | 1 | | |
| E12 | VCCIO1 | 1 | | | E12 | VCCIO2 | 2 | | | E12 | VCCIO2 | 2 | | |
| L12 | VCCIO1 | 1 | | | L12 | VCCIO3 | 3 | | | L12 | VCCIO3 | 3 | | |
| M10 | VCCIO2 | 2 | | | M10 | VCCIO4 | 4 | | | M10 | VCCIO4 | 4 | | |
| N2 | VCCIO2 | 2 | | | N2 | VCCIO5 | 5 | | | N2 | VCCIO5 | 5 | | |
| D2 | VCCIO3 | 3 | | | D2 | VCCIO7 | 7 | | | D2 | VCCIO7 | 7 | | |
| K3 | VCCIO3 | 3 | | | K3 | VCCIO6 | 6 | | | K3 | VCCIO6 | 6 | | |

*Supports true LVDS outputs.

**NC for "E" devices.

***Primary clock inputs are single-ended.

**LCMXX640, LCMXO1200 and LCMXO2280 Logic Signal Connections:
144 TQFP**

| Pin Number | LCMXX640 | | | | LCMXX1200 | | | | LCMXX2280 | | | | |
|------------|---------------|------|---------------|--------------|---------------|------|----------------|--------------|---------------|--------|---------------|----------------|----|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | |
| 1 | PL2A | 3 | | T | PL2A | 7 | | | T | PL2A | 7 | LUM0_PLLT_FB_A | T |
| 2 | PL2C | 3 | | T | PL2B | 7 | | | C | PL2B | 7 | LUM0_PLLC_FB_A | C |
| 3 | PL2B | 3 | | C | PL3A | 7 | | | T* | PL3A | 7 | | T* |
| 4 | PL3A | 3 | | T | PL3B | 7 | | | C* | PL3B | 7 | | C* |
| 5 | PL2D | 3 | | C | PL3C | 7 | | | T | PL3C | 7 | LUM0_PLLT_IN_A | T |
| 6 | PL3B | 3 | | C | PL3D | 7 | | | C | PL3D | 7 | LUM0_PLLC_IN_A | C |
| 7 | PL3C | 3 | | T | PL4A | 7 | | | T* | PL4A | 7 | | T* |
| 8 | PL3D | 3 | | C | PL4B | 7 | | | C* | PL4B | 7 | | C* |
| 9 | PL4A | 3 | | | PL4C | 7 | | | | PL4C | 7 | | |
| 10 | VCCIO3 | 3 | | | VCCIO7 | 7 | | | | VCCIO7 | 7 | | |
| 11 | GNDIO3 | 3 | | | GNDIO7 | 7 | | | | GNDIO7 | 7 | | |
| 12 | PL4D | 3 | | | PL5C | 7 | | | | PL6C | 7 | | |
| 13 | PL5A | 3 | | T | PL6A | 7 | | | T* | PL7A | 7 | | T* |
| 14 | PL5B | 3 | GSRN | C | PL6B | 7 | GSRN | | C* | PL7B | 7 | GSRN | C* |
| 15 | PL5D | 3 | | | PL6D | 7 | | | | PL7D | 7 | | |
| 16 | GND | - | | | GND | - | | | | GND | - | | |
| 17 | PL6C | 3 | | T | PL7C | 7 | | | T | PL9C | 7 | | T |
| 18 | PL6D | 3 | | C | PL7D | 7 | | | C | PL9D | 7 | | C |
| 19 | PL7A | 3 | | T | PL10A | 6 | | | T* | PL13A | 6 | | T* |
| 20 | PL7B | 3 | | C | PL10B | 6 | | | C* | PL13B | 6 | | C* |
| 21 | VCC | - | | | VCC | - | | | | VCC | - | | |
| 22 | PL8A | 3 | | T | PL11A | 6 | | | T* | PL13D | 6 | | |
| 23 | PL8B | 3 | | C | PL11B | 6 | | | C* | PL14D | 6 | | C |
| 24 | PL8C | 3 | TSALL | | PL11C | 6 | TSALL | | | PL14C | 6 | TSALL | T |
| 25 | PL9C | 3 | | T | PL12B | 6 | | | | PL15B | 6 | | |
| 26 | VCCIO3 | 3 | | | VCCIO6 | 6 | | | | VCCIO6 | 6 | | |
| 27 | GNDIO3 | 3 | | | GNDIO6 | 6 | | | | GNDIO6 | 6 | | |
| 28 | PL9D | 3 | | C | PL13D | 6 | | | | PL16D | 6 | | |
| 29 | PL10A | 3 | | T | PL14A | 6 | LLM0_PLLT_FB_A | T* | | PL17A | 6 | LLM0_PLLT_FB_A | T* |
| 30 | PL10B | 3 | | C | PL14B | 6 | LLM0_PLLC_FB_A | C* | | PL17B | 6 | LLM0_PLLC_FB_A | C* |
| 31 | PL10C | 3 | | T | PL14C | 6 | | | T | PL17C | 6 | | T |
| 32 | PL11A | 3 | | T | PL14D | 6 | | | C | PL17D | 6 | | C |
| 33 | PL10D | 3 | | C | PL15A | 6 | LLM0_PLLT_IN_A | T* | | PL18A | 6 | LLM0_PLLT_IN_A | T* |
| 34 | PL11C | 3 | | T | PL15B | 6 | LLM0_PLLC_IN_A | C* | | PL18B | 6 | LLM0_PLLC_IN_A | C* |
| 35 | PL11B | 3 | | C | PL16A | 6 | | | T | PL19A | 6 | | T |
| 36 | PL11D | 3 | | C | PL16B | 6 | | | C | PL19B | 6 | | C |
| 37 | GNDIO2 | 2 | | | GNDIO5 | 5 | | | | GNDIO5 | 5 | | |
| 38 | VCCIO2 | 2 | | | VCCIO5 | 5 | | | | VCCIO5 | 5 | | |
| 39 | TMS | 2 | TMS | | TMS | 5 | TMS | | | TMS | 5 | TMS | |
| 40 | PB2C | 2 | | | PB2C | 5 | | | T | PB2A | 5 | | T |
| 41 | PB3A | 2 | | T | PB2D | 5 | | | C | PB2B | 5 | | C |
| 42 | TCK | 2 | TCK | | TCK | 5 | TCK | | | TCK | 5 | TCK | |
| 43 | PB3B | 2 | | C | PB3A | 5 | | | T | PB3A | 5 | | T |
| 44 | PB3C | 2 | | T | PB3B | 5 | | | C | PB3B | 5 | | C |
| 45 | PB3D | 2 | | C | PB4A | 5 | | | T | PB4A | 5 | | T |
| 46 | PB4A | 2 | | T | PB4B | 5 | | | C | PB4B | 5 | | C |
| 47 | TDO | 2 | TDO | | TDO | 5 | TDO | | | TDO | 5 | TDO | |
| 48 | PB4B | 2 | | C | PB4D | 5 | | | | PB4D | 5 | | |
| 49 | PB4C | 2 | | T | PB5A | 5 | | | T | PB5A | 5 | | T |
| 50 | PB4D | 2 | | C | PB5B | 5 | | | C | PB5B | 5 | | C |

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 256 caBGA / 256 ftBGA (Cont.)**

| LCMxo640 | | | | LCMxo1200 | | | | LCMxo2280 | | | | | |
|-------------|---------------|------|---------------|-------------|---------------|------|----------------|-------------|---------------|-------|---------------|----------------|------------|
| Ball Number | Ball Function | Bank | Dual Function | Ball Number | Ball Function | Bank | Dual Function | Ball Number | Ball Function | Bank | Dual Function | | |
| J4 | PL8A | 3 | T | J4 | PL13A | 6 | T* | J4 | PL16A | 6 | T* | | |
| J5 | PL8B | 3 | C | J5 | PL13B | 6 | C* | J5 | PL16B | 6 | C* | | |
| R1 | PL11A | 3 | T | R1 | PL13C | 6 | T | R1 | PL16C | 6 | T | | |
| R2 | PL11B | 3 | C | R2 | PL13D | 6 | C | R2 | PL16D | 6 | C | | |
| - | - | - | - | - | - | - | - | GND | GND | - | - | | |
| K5 | NC | | | K5 | PL14A | 6 | LLM0_PLLT_FB_A | T* | K5 | PL17A | 6 | LLM0_PLLT_FB_A | |
| K4 | NC | | | K4 | PL14B | 6 | LLM0_PLLC_FB_A | C* | K4 | PL17B | 6 | LLM0_PLLC_FB_A | |
| L5 | PL10C | 3 | T | L5 | PL14C | 6 | T | L5 | PL17C | 6 | T | | |
| L4 | PL10D | 3 | C | L4 | PL14D | 6 | C | L4 | PL17D | 6 | C | | |
| M5 | NC | | | M5 | PL15A | 6 | LLM0_PLLT_IN_A | T* | M5 | PL18A | 6 | LLM0_PLLT_IN_A | |
| M4 | NC | | | M4 | PL15B | 6 | LLM0_PLLC_IN_A | C* | M4 | PL18B | 6 | LLM0_PLLC_IN_A | |
| N4 | PL11C | 3 | T | N4 | PL16A | 6 | T | N4 | PL19A | 6 | T | | |
| N3 | PL11D | 3 | C | N3 | PL16B | 6 | C | N3 | PL19B | 6 | C | | |
| VCCIO3 | VCCIO3 | 3 | | VCCIO6 | VCCIO6 | 6 | | VCCIO6 | VCCIO6 | 6 | | | |
| GND | GNDIO3 | 3 | | GND | GNDIO6 | 6 | | GND | GNDIO6 | 6 | | | |
| GND | GNDIO2 | 2 | | GND | GNDIO5 | 5 | | GND | GNDIO5 | 5 | | | |
| VCCIO2 | VCCIO2 | 2 | | VCCIO5 | VCCIO5 | 5 | | VCCIO5 | VCCIO5 | 5 | | | |
| P4 | TMS | 2 | TMS | P4 | TMS | 5 | TMS | P4 | TMS | 5 | TMS | | |
| P2 | NC | | | P2 | PB2A | 5 | T | P2 | PB2A | 5 | T | | |
| P3 | NC | | | P3 | PB2B | 5 | C | P3 | PB2B | 5 | C | | |
| N5 | NC | | | N5 | PB2C | 5 | T | N5 | PB2C | 5 | T | | |
| R3 | TCK | 2 | TCK | R3 | TCK | 5 | TCK | R3 | TCK | 5 | TCK | | |
| N6 | NC | | | N6 | PB2D | 5 | C | N6 | PB2D | 5 | C | | |
| T2 | PB2A | 2 | T | T2 | PB3A | 5 | T | T2 | PB3A | 5 | T | | |
| T3 | PB2B | 2 | C | T3 | PB3B | 5 | C | T3 | PB3B | 5 | C | | |
| R4 | PB2C | 2 | T | R4 | PB3C | 5 | T | R4 | PB3C | 5 | T | | |
| R5 | PB2D | 2 | C | R5 | PB3D | 5 | C | R5 | PB3D | 5 | C | | |
| P5 | PB3A | 2 | T | P5 | PB4A | 5 | T | P5 | PB4A | 5 | T | | |
| P6 | PB3B | 2 | C | P6 | PB4B | 5 | C | P6 | PB4B | 5 | C | | |
| T5 | PB3C | 2 | T | T5 | PB4C | 5 | T | T5 | PB4C | 5 | T | | |
| M6 | TDO | 2 | TDO | M6 | TDO | 5 | TDO | M6 | TDO | 5 | TDO | | |
| T4 | PB3D | 2 | C | T4 | PB4D | 5 | C | T4 | PB4D | 5 | C | | |
| R6 | PB4A | 2 | T | R6 | PB5A | 5 | T | R6 | PB5A | 5 | T | | |
| GND | GNDIO2 | 2 | | GND | GNDIO5 | 5 | | GND | GNDIO5 | 5 | | | |
| VCCIO2 | VCCIO2 | 2 | | VCCIO5 | VCCIO5 | 5 | | VCCIO5 | VCCIO5 | 5 | | | |
| T6 | PB4B | 2 | C | T6 | PB5B | 5 | C | T6 | PB5B | 5 | C | | |
| N7 | TDI | 2 | TDI | N7 | TDI | 5 | TDI | N7 | TDI | 5 | TDI | | |
| T8 | PB4C | 2 | T | T8 | PB5C | 5 | T | T8 | PB6A | 5 | T | | |
| T7 | PB4D | 2 | C | T7 | PB5D | 5 | C | T7 | PB6B | 5 | C | | |
| M7 | NC | | | M7 | PB6A | 5 | T | M7 | PB7C | 5 | T | | |
| M8 | NC | | | M8 | PB6B | 5 | C | M8 | PB7D | 5 | C | | |
| T9 | VCCAUX | - | | T9 | VCCAUX | - | | T9 | VCCAUX | - | | | |
| R7 | PB4E | 2 | T | R7 | PB6C | 5 | T | R7 | PB8C | 5 | T | | |
| R8 | PB4F | 2 | C | R8 | PB6D | 5 | C | R8 | PB8D | 5 | C | | |
| - | - | | | VCCIO5 | VCCIO5 | 5 | | VCCIO5 | VCCIO5 | 5 | | | |
| - | - | | | GND | GNDIO5 | 5 | | GND | GNDIO5 | 5 | | | |
| P7 | PB5C | 2 | T | P7 | PB6E | 5 | T | P7 | PB9A | 4 | T | | |
| P8 | PB5D | 2 | C | P8 | PB6F | 5 | C | P8 | PB9B | 4 | C | | |
| N8 | PB5A | 2 | T | N8 | PB7A | 4 | T | N8 | PB10E | 4 | T | | |
| N9 | PB5B | 2 | PCLK2_1*** | C | N9 | PB7B | 4 | PCLK4_1*** | C | N9 | PB10F | 4 | PCLK4_1*** |
| P10 | PB7B | 2 | C | P10 | PB7D | 4 | C | P10 | PB10D | 4 | C | | |
| P9 | PB7A | 2 | T | P9 | PB7C | 4 | T | P9 | PB10C | 4 | T | | |
| M9 | PB6B | 2 | PCLK2_0*** | C | M9 | PB7F | 4 | PCLK4_0*** | C | M9 | PB10B | 4 | PCLK4_0*** |

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 256 caBGA / 256 ftBGA (Cont.)**

| LCMxo640 | | | | | LCMxo1200 | | | | | LCMxo2280 | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| - | - | | | | VCCIO4 | VCCIO4 | 4 | | | VCCIO4 | VCCIO4 | 4 | | |
| - | - | | | | GND | GNDIO4 | 4 | | | GND | GNDIO4 | 4 | | |
| M10 | PB6A | 2 | | T | M10 | PB7E | 4 | | | M10 | PB10A | 4 | | T |
| R9 | PB6C | 2 | | T | R9 | PB8A | 4 | | | R9 | PB11C | 4 | | T |
| R10 | PB6D | 2 | | C | R10 | PB8B | 4 | | | R10 | PB11D | 4 | | C |
| T10 | PB7C | 2 | | T | T10 | PB8C | 4 | | | T10 | PB12A | 4 | | T |
| T11 | PB7D | 2 | | C | T11 | PB8D | 4 | | | T11 | PB12B | 4 | | C |
| N10 | NC | | | | N10 | PB8E | 4 | | | N10 | PB12C | 4 | | T |
| N11 | NC | | | | N11 | PB8F | 4 | | | N11 | PB12D | 4 | | C |
| VCCIO2 | VCCIO2 | 2 | | | VCCIO4 | VCCIO4 | 4 | | | VCCIO4 | VCCIO4 | 4 | | |
| GND | GNDIO2 | 2 | | | GND | GNDIO4 | 4 | | | GND | GNDIO4 | 4 | | |
| R11 | PB7E | 2 | | T | R11 | PB9A | 4 | | | R11 | PB13A | 4 | | T |
| R12 | PB7F | 2 | | C | R12 | PB9B | 4 | | | R12 | PB13B | 4 | | C |
| P11 | PB8A | 2 | | T | P11 | PB9C | 4 | | | P11 | PB13C | 4 | | T |
| P12 | PB8B | 2 | | C | P12 | PB9D | 4 | | | P12 | PB13D | 4 | | C |
| T13 | PB8C | 2 | | T | T13 | PB9E | 4 | | | T13 | PB14A | 4 | | T |
| T12 | PB8D | 2 | | C | T12 | PB9F | 4 | | | T12 | PB14B | 4 | | C |
| R13 | PB9A | 2 | | T | R13 | PB10A | 4 | | | R13 | PB14C | 4 | | T |
| R14 | PB9B | 2 | | C | R14 | PB10B | 4 | | | R14 | PB14D | 4 | | C |
| GND | GND | - | | | GND | GND | - | | | GND | GND | - | | |
| T14 | PB9C | 2 | | T | T14 | PB10C | 4 | | | T14 | PB15A | 4 | | T |
| T15 | PB9D | 2 | | C | T15 | PB10D | 4 | | | T15 | PB15B | 4 | | C |
| P13** | SLEEPN | - | SLEEPN | | P13** | SLEEPN | - | SLEEPN | | P13** | SLEEPN | - | SLEEPN | |
| P14 | PB9F | 2 | | | P14 | PB10F | 4 | | | P14 | PB15D | 4 | | |
| R15 | NC | | | | R15 | PB11A | 4 | | | R15 | PB16A | 4 | | T |
| R16 | NC | | | | R16 | PB11B | 4 | | | R16 | PB16B | 4 | | C |
| P15 | NC | | | | P15 | PB11C | 4 | | | P15 | PB16C | 4 | | T |
| P16 | NC | | | | P16 | PB11D | 4 | | | P16 | PB16D | 4 | | C |
| VCCIO2 | VCCIO2 | 2 | | | VCCIO4 | VCCIO4 | 4 | | | VCCIO4 | VCCIO4 | 4 | | |
| GND | GNDIO2 | 2 | | | GND | GNDIO4 | 4 | | | GND | GNDIO4 | 4 | | |
| GND | GNDIO1 | 1 | | | GND | GNDIO3 | 3 | | | GND | GNDIO3 | 3 | | |
| VCCIO1 | VCCIO1 | 1 | | | VCCIO3 | VCCIO3 | 3 | | | VCCIO3 | VCCIO3 | 3 | | |
| M11 | NC | | | | M11 | PR16B | 3 | | | M11 | PR20B | 3 | | C |
| L11 | NC | | | | L11 | PR16A | 3 | | | L11 | PR20A | 3 | | T |
| N12 | NC | | | | N12 | PR15B | 3 | | | N12 | PR18B | 3 | | C* |
| N13 | NC | | | | N13 | PR15A | 3 | | | N13 | PR18A | 3 | | T* |
| M13 | NC | | | | M13 | PR14D | 3 | | | M13 | PR17D | 3 | | C |
| M12 | NC | | | | M12 | PR14C | 3 | | | M12 | PR17C | 3 | | T |
| N14 | PR11D | 1 | | C | N14 | PR14B | 3 | | | N14 | PR17B | 3 | | C* |
| N15 | PR11C | 1 | | T | N15 | PR14A | 3 | | | N15 | PR17A | 3 | | T* |
| L13 | PR11B | 1 | | C | L13 | PR13D | 3 | | | L13 | PR16D | 3 | | C |
| L12 | PR11A | 1 | | T | L12 | PR13C | 3 | | | L12 | PR16C | 3 | | T |
| M14 | PR10B | 1 | | C | M14 | PR13B | 3 | | | M14 | PR16B | 3 | | C* |
| VCCIO1 | VCCIO1 | 1 | | | VCCIO3 | VCCIO3 | 3 | | | VCCIO3 | VCCIO3 | 3 | | |
| GND | GNDIO1 | 1 | | | GND | GNDIO3 | 3 | | | GND | GNDIO3 | 3 | | |
| L14 | PR10A | 1 | | T | L14 | PR13A | 3 | | | L14 | PR16A | 3 | | T* |
| N16 | PR10D | 1 | | C | N16 | PR12D | 3 | | | N16 | PR15D | 3 | | C |
| M16 | PR10C | 1 | | T | M16 | PR12C | 3 | | | M16 | PR15C | 3 | | T |
| M15 | PR9D | 1 | | C | M15 | PR12B | 3 | | | M15 | PR15B | 3 | | C* |
| L15 | PR9C | 1 | | T | L15 | PR12A | 3 | | | L15 | PR15A | 3 | | T* |
| L16 | PR9B | 1 | | C | L16 | PR11D | 3 | | | L16 | PR14D | 3 | | C |
| K16 | PR9A | 1 | | T | K16 | PR11C | 3 | | | K16 | PR14C | 3 | | T |
| K13 | PR8D | 1 | | C | K13 | PR11B | 3 | | | K13 | PR14B | 3 | | C* |

LCMxo2280 Logic Signal Connections: 324 ftBGA

| LCMxo2280 | | | | |
|-------------|---------------|------|----------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| GND | GNDIO7 | 7 | | |
| VCCIO7 | VCCIO7 | 7 | | |
| D4 | PL2A | 7 | LUM0_PLLT_FB_A | T |
| F5 | PL2B | 7 | LUM0_PLLC_FB_A | C |
| B3 | PL3A | 7 | | T* |
| C3 | PL3B | 7 | | C* |
| E4 | PL3C | 7 | LUM0_PLLT_IN_A | T |
| G6 | PL3D | 7 | LUM0_PLLC_IN_A | C |
| A1 | PL4A | 7 | | T* |
| B1 | PL4B | 7 | | C* |
| F4 | PL4C | 7 | | T |
| VCC | VCC | - | | |
| E3 | PL4D | 7 | | C |
| D2 | PL5A | 7 | | T* |
| D3 | PL5B | 7 | | C* |
| G5 | PL5C | 7 | | T |
| F3 | PL5D | 7 | | C |
| C2 | PL6A | 7 | | T* |
| VCCIO7 | VCCIO7 | 7 | | |
| GND | GNDIO7 | 7 | | |
| C1 | PL6B | 7 | | C* |
| H5 | PL6C | 7 | | T |
| G4 | PL6D | 7 | | C |
| E2 | PL7A | 7 | | T* |
| D1 | PL7B | 7 | GSRN | C* |
| J6 | PL7C | 7 | | T |
| H4 | PL7D | 7 | | C |
| F2 | PL8A | 7 | | T* |
| E1 | PL8B | 7 | | C* |
| GND | GND | - | | |
| J3 | PL8C | 7 | | T |
| J5 | PL8D | 7 | | C |
| G3 | PL9A | 7 | | T* |
| H3 | PL9B | 7 | | C* |
| K3 | PL9C | 7 | | T |
| K5 | PL9D | 7 | | C |
| F1 | PL10A | 7 | | T* |
| VCCIO7 | VCCIO7 | 7 | | |
| GND | GNDIO7 | 7 | | |
| G1 | PL10B | 7 | | C* |
| K4 | PL10C | 7 | | T |
| K6 | PL10D | 7 | | C |

Conventional Packaging

Commercial

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo256C-3T100C | 256 | 1.8V/2.5V/3.3V | 78 | -3 | TQFP | 100 | COM |
| LCMxo256C-4T100C | 256 | 1.8V/2.5V/3.3V | 78 | -4 | TQFP | 100 | COM |
| LCMxo256C-5T100C | 256 | 1.8V/2.5V/3.3V | 78 | -5 | TQFP | 100 | COM |
| LCMxo256C-3M100C | 256 | 1.8V/2.5V/3.3V | 78 | -3 | csBGA | 100 | COM |
| LCMxo256C-4M100C | 256 | 1.8V/2.5V/3.3V | 78 | -4 | csBGA | 100 | COM |
| LCMxo256C-5M100C | 256 | 1.8V/2.5V/3.3V | 78 | -5 | csBGA | 100 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo640C-3T100C | 640 | 1.8V/2.5V/3.3V | 74 | -3 | TQFP | 100 | COM |
| LCMxo640C-4T100C | 640 | 1.8V/2.5V/3.3V | 74 | -4 | TQFP | 100 | COM |
| LCMxo640C-5T100C | 640 | 1.8V/2.5V/3.3V | 74 | -5 | TQFP | 100 | COM |
| LCMxo640C-3M100C | 640 | 1.8V/2.5V/3.3V | 74 | -3 | csBGA | 100 | COM |
| LCMxo640C-4M100C | 640 | 1.8V/2.5V/3.3V | 74 | -4 | csBGA | 100 | COM |
| LCMxo640C-5M100C | 640 | 1.8V/2.5V/3.3V | 74 | -5 | csBGA | 100 | COM |
| LCMxo640C-3T144C | 640 | 1.8V/2.5V/3.3V | 113 | -3 | TQFP | 144 | COM |
| LCMxo640C-4T144C | 640 | 1.8V/2.5V/3.3V | 113 | -4 | TQFP | 144 | COM |
| LCMxo640C-5T144C | 640 | 1.8V/2.5V/3.3V | 113 | -5 | TQFP | 144 | COM |
| LCMxo640C-3M132C | 640 | 1.8V/2.5V/3.3V | 101 | -3 | csBGA | 132 | COM |
| LCMxo640C-4M132C | 640 | 1.8V/2.5V/3.3V | 101 | -4 | csBGA | 132 | COM |
| LCMxo640C-5M132C | 640 | 1.8V/2.5V/3.3V | 101 | -5 | csBGA | 132 | COM |
| LCMxo640C-3B256C | 640 | 1.8V/2.5V/3.3V | 159 | -3 | caBGA | 256 | COM |
| LCMxo640C-4B256C | 640 | 1.8V/2.5V/3.3V | 159 | -4 | caBGA | 256 | COM |
| LCMxo640C-5B256C | 640 | 1.8V/2.5V/3.3V | 159 | -5 | caBGA | 256 | COM |
| LCMxo640C-3FT256C | 640 | 1.8V/2.5V/3.3V | 159 | -3 | ftBGA | 256 | COM |
| LCMxo640C-4FT256C | 640 | 1.8V/2.5V/3.3V | 159 | -4 | ftBGA | 256 | COM |
| LCMxo640C-5FT256C | 640 | 1.8V/2.5V/3.3V | 159 | -5 | ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200C-3T100C | 1200 | 1.8V/2.5V/3.3V | 73 | -3 | TQFP | 100 | COM |
| LCMxo1200C-4T100C | 1200 | 1.8V/2.5V/3.3V | 73 | -4 | TQFP | 100 | COM |
| LCMxo1200C-5T100C | 1200 | 1.8V/2.5V/3.3V | 73 | -5 | TQFP | 100 | COM |
| LCMxo1200C-3T144C | 1200 | 1.8V/2.5V/3.3V | 113 | -3 | TQFP | 144 | COM |
| LCMxo1200C-4T144C | 1200 | 1.8V/2.5V/3.3V | 113 | -4 | TQFP | 144 | COM |
| LCMxo1200C-5T144C | 1200 | 1.8V/2.5V/3.3V | 113 | -5 | TQFP | 144 | COM |
| LCMxo1200C-3M132C | 1200 | 1.8V/2.5V/3.3V | 101 | -3 | csBGA | 132 | COM |
| LCMxo1200C-4M132C | 1200 | 1.8V/2.5V/3.3V | 101 | -4 | csBGA | 132 | COM |
| LCMxo1200C-5M132C | 1200 | 1.8V/2.5V/3.3V | 101 | -5 | csBGA | 132 | COM |
| LCMxo1200C-3B256C | 1200 | 1.8V/2.5V/3.3V | 211 | -3 | caBGA | 256 | COM |
| LCMxo1200C-4B256C | 1200 | 1.8V/2.5V/3.3V | 211 | -4 | caBGA | 256 | COM |
| LCMxo1200C-5B256C | 1200 | 1.8V/2.5V/3.3V | 211 | -5 | caBGA | 256 | COM |
| LCMxo1200C-3FT256C | 1200 | 1.8V/2.5V/3.3V | 211 | -3 | ftBGA | 256 | COM |
| LCMxo1200C-4FT256C | 1200 | 1.8V/2.5V/3.3V | 211 | -4 | ftBGA | 256 | COM |
| LCMxo1200C-5FT256C | 1200 | 1.8V/2.5V/3.3V | 211 | -5 | ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo256E-3T100I | 256 | 1.2V | 78 | -3 | TQFP | 100 | IND |
| LCMxo256E-4T100I | 256 | 1.2V | 78 | -4 | TQFP | 100 | IND |
| LCMxo256E-3M100I | 256 | 1.2V | 78 | -3 | csBGA | 100 | IND |
| LCMxo256E-4M100I | 256 | 1.2V | 78 | -4 | csBGA | 100 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo640E-3T100I | 640 | 1.2V | 74 | -3 | TQFP | 100 | IND |
| LCMxo640E-4T100I | 640 | 1.2V | 74 | -4 | TQFP | 100 | IND |
| LCMxo640E-3M100I | 640 | 1.2V | 74 | -3 | csBGA | 100 | IND |
| LCMxo640E-4M100I | 640 | 1.2V | 74 | -4 | csBGA | 100 | IND |
| LCMxo640E-3T144I | 640 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo640E-4T144I | 640 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo640E-3M132I | 640 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo640E-4M132I | 640 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo640E-3B256I | 640 | 1.2V | 159 | -3 | caBGA | 256 | IND |
| LCMxo640E-4B256I | 640 | 1.2V | 159 | -4 | caBGA | 256 | IND |
| LCMxo640E-3FT256I | 640 | 1.2V | 159 | -3 | ftBGA | 256 | IND |
| LCMxo640E-4FT256I | 640 | 1.2V | 159 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200E-3T100I | 1200 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo1200E-4T100I | 1200 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo1200E-3T144I | 1200 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo1200E-4T144I | 1200 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo1200E-3M132I | 1200 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo1200E-4M132I | 1200 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo1200E-3B256I | 1200 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo1200E-4B256I | 1200 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo1200E-3FT256I | 1200 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo1200E-4FT256I | 1200 | 1.2V | 211 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo2280E-3T100I | 2280 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo2280E-4T100I | 2280 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo2280E-3T144I | 2280 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo2280E-4T144I | 2280 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo2280E-3M132I | 2280 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo2280E-4M132I | 2280 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo2280E-3B256I | 2280 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo2280E-4B256I | 2280 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo2280E-3FT256I | 2280 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo2280E-4FT256I | 2280 | 1.2V | 211 | -4 | ftBGA | 256 | IND |
| LCMxo2280E-3FT324I | 2280 | 1.2V | 271 | -3 | ftBGA | 324 | IND |
| LCMxo2280E-4FT324I | 2280 | 1.2V | 271 | -4 | ftBGA | 324 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|---------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo2280C-3TN100C | 2280 | 1.8V/2.5V/3.3V | 73 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo2280C-4TN100C | 2280 | 1.8V/2.5V/3.3V | 73 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo2280C-5TN100C | 2280 | 1.8V/2.5V/3.3V | 73 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo2280C-3TN144C | 2280 | 1.8V/2.5V/3.3V | 113 | -3 | Lead-Free TQFP | 144 | COM |
| LCMxo2280C-4TN144C | 2280 | 1.8V/2.5V/3.3V | 113 | -4 | Lead-Free TQFP | 144 | COM |
| LCMxo2280C-5TN144C | 2280 | 1.8V/2.5V/3.3V | 113 | -5 | Lead-Free TQFP | 144 | COM |
| LCMxo2280C-3MN132C | 2280 | 1.8V/2.5V/3.3V | 101 | -3 | Lead-Free csBGA | 132 | COM |
| LCMxo2280C-4MN132C | 2280 | 1.8V/2.5V/3.3V | 101 | -4 | Lead-Free csBGA | 132 | COM |
| LCMxo2280C-5MN132C | 2280 | 1.8V/2.5V/3.3V | 101 | -5 | Lead-Free csBGA | 132 | COM |
| LCMxo2280C-3BN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -3 | Lead-Free caBGA | 256 | COM |
| LCMxo2280C-4BN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -4 | Lead-Free caBGA | 256 | COM |
| LCMxo2280C-5BN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -5 | Lead-Free caBGA | 256 | COM |
| LCMxo2280C-3FTN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -3 | Lead-Free ftBGA | 256 | COM |
| LCMxo2280C-4FTN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -4 | Lead-Free ftBGA | 256 | COM |
| LCMxo2280C-5FTN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -5 | Lead-Free ftBGA | 256 | COM |
| LCMxo2280C-3FTN324C | 2280 | 1.8V/2.5V/3.3V | 271 | -3 | Lead-Free ftBGA | 324 | COM |
| LCMxo2280C-4FTN324C | 2280 | 1.8V/2.5V/3.3V | 271 | -4 | Lead-Free ftBGA | 324 | COM |
| LCMxo2280C-5FTN324C | 2280 | 1.8V/2.5V/3.3V | 271 | -5 | Lead-Free ftBGA | 324 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo256E-3TN100C | 256 | 1.2V | 78 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo256E-4TN100C | 256 | 1.2V | 78 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo256E-5TN100C | 256 | 1.2V | 78 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo256E-3MN100C | 256 | 1.2V | 78 | -3 | Lead-Free csBGA | 100 | COM |
| LCMxo256E-4MN100C | 256 | 1.2V | 78 | -4 | Lead-Free csBGA | 100 | COM |
| LCMxo256E-5MN100C | 256 | 1.2V | 78 | -5 | Lead-Free csBGA | 100 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo640E-3TN100C | 640 | 1.2V | 74 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo640E-4TN100C | 640 | 1.2V | 74 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo640E-5TN100C | 640 | 1.2V | 74 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo640E-3MN100C | 640 | 1.2V | 74 | -3 | Lead-Free csBGA | 100 | COM |
| LCMxo640E-4MN100C | 640 | 1.2V | 74 | -4 | Lead-Free csBGA | 100 | COM |
| LCMxo640E-5MN100C | 640 | 1.2V | 74 | -5 | Lead-Free csBGA | 100 | COM |
| LCMxo640E-3TN144C | 640 | 1.2V | 113 | -3 | Lead-Free TQFP | 144 | COM |
| LCMxo640E-4TN144C | 640 | 1.2V | 113 | -4 | Lead-Free TQFP | 144 | COM |
| LCMxo640E-5TN144C | 640 | 1.2V | 113 | -5 | Lead-Free TQFP | 144 | COM |
| LCMxo640E-3MN132C | 640 | 1.2V | 101 | -3 | Lead-Free csBGA | 132 | COM |
| LCMxo640E-4MN132C | 640 | 1.2V | 101 | -4 | Lead-Free csBGA | 132 | COM |
| LCMxo640E-5MN132C | 640 | 1.2V | 101 | -5 | Lead-Free csBGA | 132 | COM |
| LCMxo640E-3BN256C | 640 | 1.2V | 159 | -3 | Lead-Free caBGA | 256 | COM |
| LCMxo640E-4BN256C | 640 | 1.2V | 159 | -4 | Lead-Free caBGA | 256 | COM |
| LCMxo640E-5BN256C | 640 | 1.2V | 159 | -5 | Lead-Free caBGA | 256 | COM |
| LCMxo640E-3FTN256C | 640 | 1.2V | 159 | -3 | Lead-Free ftBGA | 256 | COM |
| LCMxo640E-4FTN256C | 640 | 1.2V | 159 | -4 | Lead-Free ftBGA | 256 | COM |
| LCMxo640E-5FTN256C | 640 | 1.2V | 159 | -5 | Lead-Free ftBGA | 256 | COM |