

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product StatusActiveNumber of LABs/CLBs80Number of Logic Elements/Cells640Total RAM Bits-Number of I/O74Number of Gates-Voltage - Supply1.71V ~ 3.465VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGAPurchase URLhttps://www.exfl.com/product.detail/lattice.semiconductor//cmxo640c-3mn100c	Details	
Number of Logic Elements/Cells640Total RAM Bits-Number of I/O74Number of Gates-Voltage - Supply1.71V ~ 3.465VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGA	Product Status	Active
Total RAM Bits-Number of I/O74Number of Gates-Voltage - Supply1.71V ~ 3.465VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGASupplier Device Package100-CSBGA (8x8)	Number of LABs/CLBs	80
Number of I/O74Number of Gates-Voltage - Supply1.71V ~ 3.465VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGASupplier Device Package100-CSBGA (8x8)	Number of Logic Elements/Cells	640
Number of Gates-Voltage - Supply1.71V ~ 3.465VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGASupplier Device Package100-CSBGA (8x8)	Total RAM Bits	-
Voltage - Supply1.71V ~ 3.465VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGASupplier Device Package100-CSBGA (8x8)	Number of I/O	74
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGASupplier Device Package100-CSBGA (8x8)	Number of Gates	-
Operating Temperature0°C ~ 85°C (TJ)Package / Case100-LFBGA, CSPBGASupplier Device Package100-CSBGA (8x8)	Voltage - Supply	1.71V ~ 3.465V
Package / Case 100-LFBGA, CSPBGA   Supplier Device Package 100-CSBGA (8x8)	Mounting Type	Surface Mount
Supplier Device Package 100-CSBGA (8x8)	Operating Temperature	0°C ~ 85°C (TJ)
	Package / Case	100-LFBGA, CSPBGA
Purchase URL https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-3mn100c	Supplier Device Package	100-CSBGA (8x8)
	Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-3mn100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# MachXO Family Data Sheet Introduction

#### June 2013

#### **Features**

#### Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

#### Sleep Mode

• Allows up to 100x static current reduction

#### ■ TransFR<sup>™</sup> Reconfiguration (TFR)

In-field logic update while system operates

#### ■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

#### Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM<sup>™</sup> Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

#### Table 1-1. MachXO Family Selection Guide

#### ■ Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - PCI
  - LVDS, Bus-LVDS, LVPECL, RSDS

#### ■ sysCLOCK<sup>™</sup> PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

#### System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

#### Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V <sub>CC</sub> Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### Data Sheet DS1002



The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, highsecurity, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER<sup>®</sup> design tools from Lattice allow complex designs to be efficiently implemented using the MachXO family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.



#### **Bus Size Matching**

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

#### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


#### **Memory Cascading**

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

#### Single, Dual, Pseudo-Dual Port and FIFO Modes


Figure 2-12 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.

#### Figure 2-12. sysMEM Memory Primitives





#### Figure 2-13. Memory Core Reset



For further information on the sysMEM EBR block, see the details of additional technical documentation at the end of this data sheet.

#### EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-14. The GSR input to the EBR is always asynchronous.

#### Figure 2-14. EBR Asynchronous Reset (Including GSR) Timing Diagram

Reset	
Clock	
Clock ————— Enable	

If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-14. The reset timing rules apply to the RPReset input vs the RE input and the RST input vs. the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled




### **PIO Groups**

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.


The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

#### Figure 2-15. Group of Four Programmable I/O Cells



This structure is used on the left and right of MachXO devices

Figure 2-16. Group of Six Programmable I/O Cells



# This structure is used on the top and bottom of MachXO devices $\label{eq:machine}$

#### PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

#### 2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to VCCIO. The I/O pins will maintain the blank configuration until VCC, VCCAUX and VCCIO have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The V<sub>CC</sub> and V<sub>CCAUX</sub> supply the power to the FPGA core fabric, whereas the V<sub>CCIO</sub> supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V<sub>CCIO</sub> supplies should be powered up before or together with the V<sub>CC</sub> and V<sub>CCAUX</sub> supplies

#### Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.



#### Table 2-8. I/O Support Device by Device

	MachXO256	MachXO640	MachXO1200	MachXO2280
Number of I/O Banks	2	4	8	8
Type of Input Buffers	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)	Single-ended (all I/O Banks) Differential Receivers	Single-ended (all I/O Banks) Differential Receivers
			(all I/O Banks)	(all I/O Banks)
Types of Output Buffers	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)
			Differential buffers with true LVDS outputs (50% on left and right side)	Differential buffers with true LVDS outputs (50% on left and right side)
Differential Output Emulation Capability	All I/O Banks	All I/O Banks	All I/O Banks	All I/O Banks
PCI Support	No	No	Top side only	Top side only

#### Table 2-9. Supported Input Standards

	VCCIO (Typ.)								
Input Standard	3.3V	2.5V	1.8V	1.5V	1.2V				
Single Ended Interfaces									
LVTTL	Yes	Yes	Yes	Yes	Yes				
LVCMOS33	Yes	Yes	Yes	Yes	Yes				
LVCMOS25	Yes	Yes	Yes	Yes	Yes				
LVCMOS18			Yes						
LVCMOS15				Yes					
LVCMOS12	Yes	Yes	Yes	Yes	Yes				
PCI <sup>1</sup>	Yes								
Differential Interfaces	•	•							
BLVDS <sup>2</sup> , LVDS <sup>2</sup> , LVPECL <sup>2</sup> , RSDS <sup>2</sup>	Yes	Yes	Yes	Yes	Yes				

Top Banks of MachXO1200 and MachXO2280 devices only.
MachXO1200 and MachXO2280 devices only.



#### **Device Configuration**

All MachXO devices contain a test access port that can be used for device configuration and programming.

The non-volatile memory in the MachXO can be configured in two different modes:

- In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by BSCAN registers.
- In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode while reprogramming takes place.

The SRAM configuration memory can be configured in three different ways:

- At power-up via the on-chip non-volatile memory.
- After a refresh command is issued via the IEEE 1149.1 port.
- In IEEE 1532 mode via the IEEE 1149.1 port.

Figure 2-22 provides a pictorial representation of the different programming modes available in the MachXO devices. On power-up, the SRAM is ready to be configured with IEEE 1149.1 serial TAP port using IEEE 1532 protocols.

#### Leave Alone I/O

When using IEEE 1532 mode for non-volatile memory programming, SRAM configuration, or issuing a refresh command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reconfiguration or reprogramming occurs on-the-fly.

#### TransFR (Transparent Field Reconfiguration)

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See TN1087, <u>Minimizing System Interruption During Configura-</u> tion Using TransFR Technology for details.

#### Security

The MachXO devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.



## Supply Current (Sleep Mode)<sup>1, 2</sup>

Symbol	Parameter	Device	Typ. <sup>3</sup>	Max.	Units
		LCMXO256C	12	25	μA
	Core Dower Supply	LCMXO640C	12	25	μA
ICC	Core Power Supply	LCMXO1200C	12	25	μA
		LCMXO2280C	12	25	μA
		LCMXO256C	1	15	μA
L	Auxiliary Power Supply	LCMXO640C	1	25	μA
ICCAUX	Auxiliary Fower Supply	LCMXO1200C	1	45	μA
		LCMXO2280C	1	85	μA
I <sub>CCIO</sub>	Bank Power Supply <sup>4</sup>	All LCMXO 'C' Devices	2	30	μA

1. Assumes all inputs are configured as LVCMOS and held at the VCCIO or GND.

2. Frequency = 0MHz.

3.  $T_A = 25^{\circ}C$ , power supplies at nominal voltage.

4. Per Bank.

## Supply Current (Standby)<sup>1, 2, 3, 4</sup>

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Device	Typ.⁵	Units
		LCMXO256C	7	mA
		LCMXO640C	9	mA
		LCMXO1200C	14	mA
		LCMXO2280C	20	mA
СС	Core Power Supply	LCMXO256E	4	mA
		LCMXO640E	6	mA
		LCMXO1200E	10	mA
		LCMXO2280E	12	mA
		LCMXO256E/C	5	mA
	Auxiliary Power Supply	LCMXO640E/C	7	mA
CCAUX	$V_{CCAUX} = 3.3V$	LCMXO1200E/C	12	mA
		LCMXO2280E/C	13	mA
ccio	Bank Power Supply <sup>6</sup>	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND.

3. Frequency = 0MHz.

4. User pattern = blank.

5.  $T_J = 25^{\circ}C$ , power supplies at nominal voltage.

6. Per Bank.  $V_{CCIO} = 2.5V$ . Does not include pull-up/pull-down.



## sysIO Differential Electrical Characteristics LVDS


Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>INP,</sub> V <sub>INM</sub>	Input Voltage		0		2.4	V
V <sub>THD</sub>	Differential Input Threshold		+/-100	_	—	mV
		$100mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	1.8	V
V <sub>CM</sub>	Input Common Mode Voltage	$200mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	1.9	V
		$350mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	2.0	V
I <sub>IN</sub>	Input current	Power on	—		+/-10	μΑ
V <sub>OH</sub>	Output high voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 Ohm	—	1.38	1.60	V
V <sub>OL</sub>	Output low voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 Ohm	0.9V	1.03	—	V
V <sub>OD</sub>	Output voltage differential	(V <sub>OP</sub> - V <sub>OM</sub> ), R <sub>T</sub> = 100 Ohm	250	350	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between high and low		—	_	50	mV
V <sub>OS</sub>	Output voltage offset	$(V_{OP} - V_{OM})/2, R_{T} = 100 \text{ Ohm}$	1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between H and L		—	_	50	mV
I <sub>OSD</sub>	Output short circuit current	V <sub>OD</sub> = 0V Driver outputs shorted	_	_	6	mA

#### **Over Recommended Operating Conditions**

#### LVDS Emulation

MachXO devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

#### Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are  $\pm 1\%$ .

The LVDS differential input buffers are available on certain devices in the MachXO family.



# LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP

		LCM	XO256		LCMXO640					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential		
1	PL2A	1		Т	PL2A	3		Т		
2	PL2B	1		С	PL2C	3		Т		
3	PL3A	1		Т	PL2B	3		С		
4	PL3B	1		С	PL2D	3		С		
5	PL3C	1		Т	PL3A	3		Т		
6	PL3D	1		С	PL3B	3		С		
7	PL4A	1		Т	PL3C	3		Т		
8	PL4B	1		С	PL3D	3		С		
9	PL5A	1		Т	PL4A	3				
10	VCCIO1	1			VCCIO3	3				
11	PL5B	1		С	PL4C	3		Т		
12	GNDIO1	1	1		GNDIO3	3				
13	PL5C	1		Т	PL4D	3		С		
14	PL5D	1	GSRN	С	PL5B	3	GSRN			
15	PL6A	1		Т	PL7B	3				
16	PL6B	1	TSALL	С	PL8C	3	TSALL	Т		
17	PL7A	1		Т	PL8D	3		С		
18	PL7B	1		С	PL9A	3				
19	PL7C	1		Т	PL9C	3				
20	PL7D	1		С	PL10A	3				
21	PL8A	1		Т	PL10C	3				
22	PL8B	1		С	PL11A	3				
23	PL9A	1		Т	PL11C	3				
24	VCCIO1	1			VCCIO3	3				
25	GNDIO1	1			GNDIO3	3				
26	TMS	1	TMS		TMS	2	TMS			
27	PL9B	1		С	PB2C	2				
28	TCK	1	тск		TCK	2	ТСК			
29	PB2A	1		Т	VCCIO2	2				
30	PB2B	1		С	GNDIO2	2				
31	TDO	1	TDO		TDO	2	TDO			
32	PB2C	1		Т	PB4C	2				
33	TDI	1	TDI		TDI	2	TDI			
34	PB2D	1		С	PB4E	2				
35	VCC	-			VCC	-				
36	PB3A	1	PCLK1_1**	Т	PB5B	2	PCLK2_1**			
37	PB3B	1		С	PB5D	2				
38	PB3C	1	PCLK1_0**	Т	PB6B	2	PCLK2_0**			
39	PB3D	1		С	PB6C	2				
40	GND	-			GND	-				
41	VCCIO1	1			VCCIO2	2				
42	GNDIO1	1			GNDIO2	2	1			



## LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

		LCM	XO256		LCMXO640					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential		
43	PB4A	1		Т	PB8B	2				
44	PB4B	1		С	PB8C	2		Т		
45	PB4C	1		T	PB8D	2		C		
46	PB4D	1		C	PB9A	2				
47	PB5A	1			PB9C	2		Т		
48*	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN			
49	PB5C	1		Т	PB9D	2		С		
50	PB5D	1		C	PB9F	2		-		
51	PR9B	0		C	PR11D	1		С		
52	PR9A	0		T	PR11B	1		C		
53	PR8B	0		C	PR11C	1		T		
54	PR8A	0		T	PR11A	1		T		
55	PR7D	0		C	PR10D	1		C		
56	PR7C	0		Т	PR10C	1		Т		
57	PR7B	0		C	PR10B	1		C		
58	PR7A	0		Т	PR10A	1		Т		
59	PR6B	0		C	PR9D	1				
60	VCCIO0	0		C	VCCIO1	1				
61	PR6A	0		Т	PR9B	1				
				I						
62	GNDIO0	0			GNDIO1	1				
63	PR5D	0		C	PR7B	1				
64	PR5C	0		Т	PR6C	1				
65	PR5B	0		C	PR6B	1				
66	PR5A	0		Т	PR5D	1				
67	PR4B	0		С	PR5B	1				
68	PR4A	0		Т	PR4D	1				
69	PR3D	0		С	PR4B	1				
70	PR3C	0		Т	PR3D	1				
71	PR3B	0		С	PR3B	1				
72	PR3A	0		Т	PR2D	1				
73	PR2B	0		С	PR2B	1				
74	VCCIO0	0			VCCIO1	1				
75	GNDIO0	0			GNDIO1	1				
76	PR2A	0		Т	PT9F	0		С		
77	PT5C	0			PT9E	0		Т		
78	PT5B	0		С	PT9C	0				
79	PT5A	0		Т	PT9A	0				
80	PT4F	0		С	VCCIO0	0				
81	PT4E	0		Т	GNDIO0	0				
82	PT4D	0		С	PT7E	0				
83	PT4C	0		Т	PT7A	0				
84	GND	-	1		GND	-				



# LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP

			LCMXO1200			LCMXO2280					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential			
1	PL2A	7		Т	PL2A	7	LUM0_PLLT_FB_A	Т			
2	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С			
3	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	Т			
4	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С			
5	PL4B	7			PL4B	7					
6	VCCIO7	7			VCCI07	7					
7	PL6A	7		T*	PL7A	7		T*			
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*			
9	GND	-			GND	-					
10	PL7C	7		Т	PL9C	7		Т			
11	PL7D	7		С	PL9D	7		С			
12	PL8C	7		Т	PL10C	7		Т			
13	PL8D	7		С	PL10D	7		С			
14	PL9C	6			PL11C	6					
15	PL10A	6		T*	PL13A	6		T*			
16	PL10B	6		C*	PL13B	6		C*			
17	VCC	-			VCC	-					
18	PL11B	6			PL14D	6		С			
19	PL11C	6	TSALL		PL14C	6	TSALL	Т			
20	VCCIO6	6			VCCIO6	6					
21	PL13C	6			PL16C	6					
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*			
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*			
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*			
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*			
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-					
27	VCCIO5	5			VCCIO5	5					
28	TMS	5	TMS		TMS	5	TMS				
29	TCK	5	ТСК		TCK	5	ТСК				
30	PB3B	5			PB3B	5					
31	PB4A	5		Т	PB4A	5		Т			
32	PB4B	5		С	PB4B	5		С			
33	TDO	5	TDO		TDO	5	TDO				
34	TDI	5	TDI		TDI	5	TDI				
35	VCC	-			VCC	-					
36	VCCAUX	-			VCCAUX	-					
37	PB6E	5		Т	PB8E	5		Т			
38	PB6F	5		С	PB8F	5		С			
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****				
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****				
41	GND	-	1		GND	-					



## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

LCMXO640							LC	MXO1200		LCMXO2280				
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
B9	PT7B	0		С	B9	PT9B	1		С	B9	PT12D	1		С
A9	PT7A	0		Т	A9	PT9A	1		Т	A9	PT12C	1		Т
A8	PT6B	0	PCLK0_1***	С	A8	PT7D	1	PCLK1_1***		A8	PT10B	1	PCLK1_1***	
B8	PT6A	0		Т	B8	PT7B	1			B8	PT9D	1		
C8	PT5B	0	PCLK0_0***	С	C8	PT6F	0	PCLK1_0***		C8	PT9B	1	PCLK1_0***	
B7	PT5A	0		Т	B7	PT6D	0			B7	PT8D	0		
A7	VCCAUX	-			A7	VCCAUX	-			A7	VCCAUX	-		
C7	VCC	-			C7	VCC	-			C7	VCC	-		
A6	PT4D	0		С	A6	PT5D	0		С	A6	PT7B	0		С
B6	PT4C	0		Т	B6	PT5C	0		Т	B6	PT7A	0		Т
C6	PT3F	0		С	C6	PT5B	0		С	C6	PT6D	0		
B5	PT3E	0		Т	B5	PT5A	0		Т	B5	PT6E	0		Т
A5	PT3D	0			A5	PT4B	0			A5	PT6F	0		С
B4	GNDIO0	0			B4	GNDIO0	0			B4	GNDIO0	0		
A4	PT3B	0			A4	PT3D	0		С	A4	PT4B	0		С
C4	PT2F	0			C4	PT3C	0		Т	C4	PT4A	0		Т
A3	PT2D	0		С	A3	PT3B	0		С	A3	PT3B	0		С
A2	PT2C	0		Т	A2	PT2B	0		С	A2	PT2B	0		С
B3	PT2B	0		С	B3	PT3A	0		Т	B3	PT3A	0		Т
A1	PT2A	0		Т	A1	PT2A	0		Т	A1	PT2A	0		Т
F1	GND	-			F1	GND	-			F1	GND	-		
P9	GND	-			P9	GND	-			P9	GND	-		
J14	GND	-			J14	GND	-			J14	GND	-		
C9	GND	-			C9	GND	-			C9	GND	-		
C5	VCCIO0	0			C5	VCCIO0	0			C5	VCCIO0	0		
B11	VCCIO0	0			B11	VCCIO1	1			B11	VCCIO1	1		
E12	VCCIO1	1			E12	VCCIO2	2			E12	VCCIO2	2		
L12	VCCIO1	1			L12	VCCIO3	3			L12	VCCIO3	3		
M10	VCCIO2	2			M10	VCCIO4	4			M10	VCCIO4	4		
N2	VCCIO2	2			N2	VCCIO5	5			N2	VCCIO5	5		
D2	VCCIO3	3			D2	VCCIO7	7			D2	VCCI07	7		
K3	VCCIO3	3			K3	VCCIO6	6			K3	VCCIO6	6		

\*Supports true LVDS outputs. \*\*NC for "E" devices. \*\*\*Primary clock inputs arer single-ended.



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

LCMXO640					LCMXO1200				LCMXO2280					
Ball	Ball		Dual		Ball	Ball		Dual	<b>D</b> '''	Ball	Ball		Dual	
	Function	Bank	Function	Differential		Function	Bank	Function	Differential		Function	Bank	Function	Differential
-	-				VCCIO4	VCCIO4 GNDIO4	4			VCCIO4	VCCIO4	4		
- M10	- PB6A	2		т	GND M10	PB7E	4		т	GND M10	GNDIO4 PB10A	4		
M10 R9	PB6A PB6C	2		T	M10 R9	PB7E PB8A	4		T	M10 R9	PB10A PB11C	4		T
R10	PB6D	2		C	R10	PB8B	4		c	R10	PB11D	4		C
T10	PB7C	2		т	T10	PB8C	4		Т	T10	PB112A	4		Т
T11	PB7D	2		C	T11	PB8D	4		C	T11	PB12A PB12B	4		C
N10	NC	2		0	N10	PB8E	4		т	N10	PB12C	4		Т
N10	NC				N10	PB8F	4		C	N11	PB12D	4		C
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4		Ű	VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		т	R11	PB9A	4		т	R11	PB13A	4		т
R12	PB7F	2		C	R12	PB9B	4		C	R12	PB13B	4		C
P11	PB8A	2		Т	P11	PB9C	4		Т	P11	PB13C	4		Т
P12	PB8B	2		C	P12	PB9D	4		C	P12	PB13D	4		C
T13	PB8C	2		Т	T13	PB9E	4		Т	T13	PB14A	4		T
T12	PB8D	2		C	T12	PB9F	4		C	T12	PB14B	4		С
R13	PB9A	2		T	R13	PB10A	4		Т	R13	PB14C	4		T
R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
GND	GND	-			GND	GND	-			GND	GND	-		_
T14	PB9C	2		Т	T14	PB10C	4		т	T14	PB15A	4		Т
T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4		Т	R15	PB16A	4		Т
R16	NC				R16	PB11B	4		С	R16	PB16B	4		С
P15	NC				P15	PB11C	4		Т	P15	PB16C	4		Т
P16	NC				P16	PB11D	4		С	P16	PB16D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
M11	NC				M11	PR16B	3		С	M11	PR20B	3		С
L11	NC				L11	PR16A	3		Т	L11	PR20A	3		Т
N12	NC				N12	PR15B	3		C*	N12	PR18B	3		C*
N13	NC				N13	PR15A	3		T*	N13	PR18A	3		T*
M13	NC				M13	PR14D	3		С	M13	PR17D	3		С
M12	NC				M12	PR14C	3		Т	M12	PR17C	3		Т
N14	PR11D	1		С	N14	PR14B	3		C*	N14	PR17B	3		C*
N15	PR11C	1		Т	N15	PR14A	3		T*	N15	PR17A	3		T*
L13	PR11B	1		С	L13	PR13D	3		С	L13	PR16D	3		С
L12	PR11A	1		Т	L12	PR13C	3		Т	L12	PR16C	3		Т
M14	PR10B	1		С	M14	PR13B	3		C*	M14	PR16B	3		C*
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		Т	L14	PR13A	3		T*	L14	PR16A	3		T*
N16	PR10D	1		С	N16	PR12D	3		С	N16	PR15D	3		С
M16	PR10C	1		Т	M16	PR12C	3		Т	M16	PR15C	3		Т
M15	PR9D	1		С	M15	PR12B	3		C*	M15	PR15B	3		C*
L15	PR9C	1		Т	L15	PR12A	3		T*	L15	PR15A	3		T*
L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K16	PR9A	1		Т	K16	PR11C	3		Т	K16	PR14C	3		Т
K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*



## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

LCMXO640					LCMXO1200					LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
D3	NC				D3	PT2C	0		Т	D3	PT3C	0		Т
A3	PT2B	0	-	С	A3	PT3B	0		С	A3	PT3B	0		С
A2	PT2A	0		Т	A2	PT3A	0		Т	A2	PT3A	0		Т
B3	NC				B3	PT2B	0		С	B3	PT2D	0		С
B2	NC				B2	PT2A	0		Т	B2	PT2C	0		Т
VCCIO0	VCCIO0	0			VCCIO0	VCCIO0	0			VCCIO0	VCCIO0	0		
GND	GNDIO0	0			GND	GNDIO0	0			GND	GNDIO0	0		
A1	GND	-			A1	GND	-			A1	GND	-		
A16	GND	-			A16	GND	-			A16	GND	-		
F11	GND	-			F11	GND	-			F11	GND	-		
G8	GND	-			G8	GND	-			G8	GND	-		
G9	GND	-			G9	GND	-			G9	GND	-		
H7	GND	-			H7	GND	-			H7	GND	-		
H8	GND	-			H8	GND	-			H8	GND	-		
H9	GND	-			H9	GND	-			H9	GND	-		
H10	GND	-			H10	GND	-			H10	GND	-		
J7	GND	-			J7	GND	-			J7	GND	-		
J8	GND	-			J8	GND	-			J8	GND	-		
J9	GND	-			J9	GND	-			J9	GND	-		
J10	GND	-			J10	GND	-			J10	GND	-		
K8	GND	-			K8	GND	-			K8	GND	-		
K9	GND	-			K9	GND	-			K9	GND	-		
L6	GND	-			L6	GND	-			L6	GND	-		
T1	GND	-			T1	GND	-			T1	GND	-		
T16	GND	-			T16	GND	-			T16	GND	-		
G7	VCC	-			G7	VCC	-			G7	VCC	-		
G10	VCC	-			G10	VCC	-			G10	VCC	-		
K7	VCC	-			K7	VCC	-			K7	VCC	-		
K10	VCC	-			K10	VCC	-			K10	VCC	-		
H6	VCCIO3	3			H6	VCCI07	7			H6	VCCI07	7		
G6	VCCIO3	3			G6	VCCI07	7			G6	VCCI07	7		
K6	VCCIO3	3			K6	VCCIO6	6			K6	VCCIO6	6		
J6	VCCIO3	3			J6	VCCIO6	6			J6	VCCIO6	6		
L8	VCCIO2	2			L8	VCCIO5	5			L8	VCCIO5	5		
L7	VCCIO2	2		ļ	L7	VCCIO5	5			L7	VCCIO5	5		
L9	VCCIO2	2		ļ	L9	VCCIO4	4			L9	VCCIO4	4		
L10	VCCIO2	2		ļ	L10	VCCIO4	4			L10	VCCIO4	4		
K11	VCCIO1	1			K11	VCCIO3	3			K11	VCCIO3	3		
J11	VCCIO1	1			J11	VCCIO3	3			J11	VCCIO3	3		
H11	VCCIO1	1			H11	VCCIO2	2			H11	VCCIO2	2		
G11	VCCIO1	1			G11	VCCIO2	2			G11	VCCIO2	2		
F9	VCCIO0	0			F9	VCCIO1	1			F9	VCCIO1	1		
F10	VCCIO0	0			F10	VCCIO1	1			F10	VCCIO1	1		
F8	VCCIO0	0			F8	VCCIO0	0			F8	VCCIO0	0		
F7	VCCI00	0 Soutpur			F7	VCCIO0	0			F7	VCCIO0	0		

\* Supports true LVDS outputs. \*\* NC for "E" devices. \*\*\* Primary clock inputs are single-ended.



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280								
Ball Number	Ball Function	Bank	Dual Function	Differential				
GND	GNDIO3	3						
VCCIO3	VCCIO3	3						
P15	PR20B	3		С				
N14	PR20A	3		Т				
N15	PR19B	3		С				
M13	PR19A	3		Т				
R15	PR18B	3		C*				
T16	PR18A	3		Τ*				
N16	PR17D	3		С				
M14	PR17C	3		Т				
U17	PR17B	3		C*				
VCC	VCC	-						
U18	PR17A	3		Τ*				
R17	PR16D	3		С				
R16	PR16C	3		Т				
P16	PR16B	3		C*				
VCCIO3	VCCIO3	3						
GND	GNDIO3	3						
P17	PR16A	3		T*				
L13	PR15D	3		С				
M15	PR15C	3		Т				
T17	PR15B	3		C*				
T18	PR15A	3		T*				
L14	PR14D	3		С				
L15	PR14C	3		Т				
R18	PR14B	3		C*				
P18	PR14A	3		T*				
GND	GND	-						
K15	PR13D	3		С				
K13	PR13C	3		Т				
N17	PR13B	3		C*				
N18	PR13A	3		T*				
K16	PR12D	3		С				
K14	PR12C	3		Т				
M16	PR12B	3		C*				
L16	PR12A	3		T*				
GND	GNDIO3	3						
VCCIO3	VCCIO3	3						
J16	PR11D	3		С				
J14	PR11C	3		Т				
M17	PR11B	3		C*				
L17	PR11A	3		T*				
J15	PR10D	2		С				



Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100C	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO2280C-4T100C	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO2280C-5T100C	2280	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO2280C-3T144C	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO2280C-4T144C	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO2280C-5T144C	2280	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO2280C-3M132C	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO2280C-4M132C	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO2280C-5M132C	2280	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO2280C-3B256C	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO2280C-4B256C	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO2280C-5B256C	2280	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO2280C-3FT256C	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO2280C-4FT256C	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO2280C-5FT256C	2280	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM
LCMXO2280C-3FT324C	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	COM
LCMXO2280C-4FT324C	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	COM
LCMXO2280C-5FT324C	2280	1.8V/2.5V/3.3V	271	-5	ftBGA	324	COM
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256E-3T100C	256	1.2V	78	-3	TQFP	100	COM
LCMX0256E-4T100C	256	1.2V 1.2V	78	-3	TQFP	100	COM
LCMXO256E-5T100C	256	1.2V	78	-4 -5	TQFP	100	COM
LCMX0256E-3M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMX0256E-4M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMXO256E-5M100C	256	1.2V	78	-4 -5	csBGA	100	COM
	230	1.2 V	70	-0	CODUA	100	00101
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640E-3T100C	640	1.2V	74	-3	TQFP	100	COM
LCMXO640E-4T100C	640	1.2V	74	-4	TQFP	100	COM
LCMXO640E-5T100C	640	1.2V	74	-5	TQFP	100	COM
LCMXO640E-3M100C	640	1.2V	74	-3	csBGA	100	COM
LCMXO640E-4M100C	640	1.2V	74	-4	csBGA	100	COM
LCMXO640E-5M100C						100	COM
LCMXO640E-3T144C	640	1.2V	74	-5	csBGA	100	COIVI
20101/00702-011440	640 640	1.2V 1.2V	74 113	-5 -3	csBGA TQFP	100	COM
LCMX0640E-4T144C							
	640	1.2V	113	-3	TQFP	144	СОМ
LCMXO640E-4T144C	640 640	1.2V 1.2V	113 113	-3 -4	TQFP TQFP	144 144	COM COM
LCMXO640E-4T144C LCMXO640E-5T144C	640 640 640	1.2V 1.2V 1.2V	113 113 113	-3 -4 -5	TQFP TQFP TQFP	144 144 144	COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C	640 640 640 640	1.2V 1.2V 1.2V 1.2V	113 113 113 101	-3 -4 -5 -3	TQFP TQFP TQFP csBGA	144 144 144 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C	640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101	-3 -4 -5 -3 -4	TQFP TQFP TQFP csBGA csBGA	144 144 144 132 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C	640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101	-3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA	144 144 132 132 132 132	COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-5M132C	640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159	-3 -4 -5 -3 -4 -5 -3	TQFP TQFP CsBGA csBGA csBGA csBGA	144 144 132 132 132 132 256	COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C	640 640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159 159	-3 -4 -5 -3 -4 -5 -3 -4	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA	144 144 132 132 132 132 256 256	COM COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C LCMXO640E-5B256C	640     640     640     640     640     640     640     640     640     640     640     640     640     640     640     640     640     640     640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113     113     113     101     101     101     159     159     159	-3 -4 -5 -3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA caBGA	144 144 132 132 132 256 256 256	COM COM COM COM COM COM COM



# MachXO Family Data Sheet Revision History

June 2013

## **Revision History**

Data Sheet DS1002

Date	Version	Section	Change Summary
February 2005	01.0	—	Initial release.
October 2005	01.1	Introduction	Distributed RAM information in family table updated. Added footnote 1 - fpBGA packaging to the family selection guide.
		Architecture	sysIO Buffer section updated.
			Hot Socketing section updated.
			Sleep Mode section updated.
			SLEEP Pin Characteristics section updated.
			Oscillator section updated.
			Security section updated.
		DC and Switching Characteristics	Recommended Operating Conditions table updated.
			DC Electrical Characteristics table updated.
			Supply Current (Sleep Mode) table added with LCMXO256/640 data.
			Supply Current (Standby) table updated with LCMXO256/640 data.
			Initialization Supply Current table updated with LCMXO256/640 data.
			Programming and Erase Flash Supply Current table updated with LCMXO256/640 data.
			Register-to-Register Performance table updated (rev. A 0.16).
			External Switching Characteristics table updated (rev. A 0.16).
			Internal Timing Parameter table updated (rev. A 0.16).
			Family Timing Adders updated (rev. A 0.16).
			sysCLOCK Timingupdated (rev. A 0.16).
			MachXO "C" Sleep Mode Timing updated (A 0.16).
			JTAG Port Timing Specification updated (rev. A 0.16).
		Pinout Information	SLEEPIN description updated.
			Pin Information Summary updated.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connection section has been updated to include all devices/packages.
		Ordering Information	Part Number Description section has been updated.
			Ordering Part Number section has been updated (added LCMXO256C/LCMXO640C "4W").
		Supplemental Information	MachXO Density Migration Technical Note (TN1097) added.
November 2005	01.2	Pinout Information	Added "Power Supply and NC Connections" summary information for LCMXO1200 and LCMXO2280 in 100 TQFP package.
December 2005	01.3	DC and Switching Characteristics	Supply Current (Standby) table updated with LCMXO1200/2280 data.
		Ordering Information	Ordering Part Number section updated (added LCMXO2280C "4W").
April 2006	02.0	Introduction	Introduction paragraphs updated.
		Architecture	Architecture Overview paragraphs updated.

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	"Top View of the MachXO1200 Device" figure updated.
			"Top View of the MachXO640 Device" figure updated.
			"Top View of the MachXO256 Device" figure updated.
			"Slice Diagram" figure updated.
			Slice Signal Descriptions table updated.
			Routing section updated.
			sysCLOCK Phase Lockecd Loops (PLLs) section updated.
			PLL Diagram updated.
			PLL Signal Descriptions table updated.
			sysMEM Memory section has been updated.
			PIO Groups section has been updated.
			PIO section has been updated.
			MachXO PIO Block Diagram updated.
			Supported Input Standards table updated.
			MachXO Configuration and Programming diagram updated.
		DC and Switching Characteristics	Recommended Operating Conditions table - footnotes updated.
			MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.
			Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.
			DC Electrical Characteristics, footnotes have been updated.
			Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.
			Supply Current (Standby) table and associated footnotes updated.
			Intialization Supply Current table and footnotes updated.
			Programming and Erase Flash Supply Current table and associated footnotes have been updatd.
			Register-to-Register Performance table updated (rev. A 0.19).
			MachXO External Switching Characteristics updated (rev. A 0.19).
			MachXO Internal Timing Parameters updated (rev. A 0.19).
			MachXO Family Timing Adders updated (rev. A 0.19).
			sysCLOCK Timing updated (rev. A 0.19).
			MachXO "C" Sleep Mode Timing updated (A 0.19).
			JTAG Port Timing Specification updated (rev. A 0.19).
			Test Fixture Required Components table updated.
		Pinout Information	Signal Descriptions have been updated.
			Pin Information Summary has been updated. Footnote has been added.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connections have been updated (PCLKTx_x> PCLKx_x)
		Ordering Information	Removed "4W" references.
			Added 256-ftBGA Ordering Part Numbers for MachXO640.
May 2006	02.1	Pinout Information	Removed [LOC][0]_PLL_RST from Signal Description table.
-			PCLK footnote has been added to all appropriate pins.
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.