




Welcome to [E·XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                       |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                              |
| Number of LABs/CLBs            | 80                                                                                                                                                                    |
| Number of Logic Elements/Cells | 640                                                                                                                                                                   |
| Total RAM Bits                 | -                                                                                                                                                                     |
| Number of I/O                  | 74                                                                                                                                                                    |
| Number of Gates                | -                                                                                                                                                                     |
| Voltage - Supply               | 1.71V ~ 3.465V                                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                    |
| Package / Case                 | 100-LFBGA, CSPBGA                                                                                                                                                     |
| Supplier Device Package        | 100-CSBGA (8x8)                                                                                                                                                       |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-4m100i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-4m100i</a> |

### Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

**Table 2-2. Slice Modes**

|           | Logic              | Ripple                | RAM     | ROM          |
|-----------|--------------------|-----------------------|---------|--------------|
| PFU Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | SP 16x2 | ROM 16x1 x 2 |
| PFF Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | N/A     | ROM 16x1 x 2 |

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

**Table 2-3. Number of Slices Required For Implementing Distributed RAM**

|                  | SPR16x2 | DPR16x2 |
|------------------|---------|---------|
| Number of Slices | 1       | 2       |

Note: SPR = Single Port RAM, DPR = Dual Port RAM

### Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


### Memory Cascading

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

### Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-12 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.

**Figure 2-12. sysMEM Memory Primitives**



The EBR memory supports three forms of write behavior for single or dual port operation:

1. **Normal** – data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. **Write Through** – a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
3. **Read-Before-Write** – when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

### FIFO Configuration

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

**Table 2-7. Programmable FIFO Flag Ranges**

| Flag Name         | Programming Range     |
|-------------------|-----------------------|
| Full (FF)         | 1 to (up to $2^N-1$ ) |
| Almost Full (AF)  | 1 to Full-1           |
| Almost Empty (AE) | 1 to Full-1           |
| Empty (EF)        | 0                     |

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

### Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.

**Table 2-10. Supported Output Standards**

| Output Standard                | Drive                | V <sub>CCIO</sub> (Typ.) |
|--------------------------------|----------------------|--------------------------|
| <b>Single-ended Interfaces</b> |                      |                          |
| LVTTTL                         | 4mA, 8mA, 12mA, 16mA | 3.3                      |
| LVC MOS33                      | 4mA, 8mA, 12mA, 14mA | 3.3                      |
| LVC MOS25                      | 4mA, 8mA, 12mA, 14mA | 2.5                      |
| LVC MOS18                      | 4mA, 8mA, 12mA, 14mA | 1.8                      |
| LVC MOS15                      | 4mA, 8mA             | 1.5                      |
| LVC MOS12                      | 2mA, 6mA             | 1.2                      |
| LVC MOS33, Open Drain          | 4mA, 8mA, 12mA, 14mA | —                        |
| LVC MOS25, Open Drain          | 4mA, 8mA, 12mA, 14mA | —                        |
| LVC MOS18, Open Drain          | 4mA, 8mA, 12mA, 14mA | —                        |
| LVC MOS15, Open Drain          | 4mA, 8mA             | —                        |
| LVC MOS12, Open Drain          | 2mA, 6mA             | —                        |
| PCI33 <sup>3</sup>             | N/A                  | 3.3                      |
| <b>Differential Interfaces</b> |                      |                          |
| LVDS <sup>1, 2</sup>           | N/A                  | 2.5                      |
| BLVDS, RSDS <sup>2</sup>       | N/A                  | 2.5                      |
| LVPECL <sup>2</sup>            | N/A                  | 3.3                      |

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

3. Top Banks of MachXO1200 and MachXO2280 devices only.

## sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage (V<sub>CCIO</sub>) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.

**Table 3-1. LVDS DC Conditions**


**Over Recommended Operating Conditions**

| Parameter  | Description                 | Typical | Units    |
|------------|-----------------------------|---------|----------|
| $Z_{OUT}$  | Output impedance            | 20      | $\Omega$ |
| $R_S$      | Driver series resistor      | 294     | $\Omega$ |
| $R_P$      | Driver parallel resistor    | 121     | $\Omega$ |
| $R_T$      | Receiver termination        | 100     | $\Omega$ |
| $V_{OH}$   | Output high voltage         | 1.43    | V        |
| $V_{OL}$   | Output low voltage          | 1.07    | V        |
| $V_{OD}$   | Output differential voltage | 0.35    | V        |
| $V_{CM}$   | Output common mode voltage  | 1.25    | V        |
| $Z_{BACK}$ | Back impedance              | 100     | $\Omega$ |
| $I_{DC}$   | DC output current           | 3.66    | mA       |

### BLVDS

The MachXO family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

**Figure 3-2. BLVDS Multi-point Output Example**



## Typical Building Block Function Performance<sup>1</sup>

### Pin-to-Pin Performance (LVCMOS25 12mA Drive)

| Function               | -5 Timing | Units |
|------------------------|-----------|-------|
| <b>Basic Functions</b> |           |       |
| 16-bit decoder         | 6.7       | ns    |
| 4:1 MUX                | 4.5       | ns    |
| 16:1 MUX               | 5.1       | ns    |

### Register-to-Register Performance

| Function                                                      | -5 Timing | Units |
|---------------------------------------------------------------|-----------|-------|
| <b>Basic Functions</b>                                        |           |       |
| 16:1 MUX                                                      | 487       | MHz   |
| 16-bit adder                                                  | 292       | MHz   |
| 16-bit counter                                                | 388       | MHz   |
| 64-bit counter                                                | 200       | MHz   |
| <b>Embedded Memory Functions (1200 and 2280 Devices Only)</b> |           |       |
| 256x36 Single Port RAM                                        | 284       | MHz   |
| 512x18 True-Dual Port RAM                                     | 284       | MHz   |
| <b>Distributed Memory Functions</b>                           |           |       |
| 16x2 Single Port RAM                                          | 434       | MHz   |
| 64x2 Single Port RAM                                          | 320       | MHz   |
| 128x4 Single Port RAM                                         | 261       | MHz   |
| 32x2 Pseudo-Dual Port RAM                                     | 314       | MHz   |
| 64x4 Pseudo-Dual Port RAM                                     | 271       | MHz   |

1. The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Rev. A 0.19

## Derating Logic Timing

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.

### MachXO External Switching Characteristics<sup>1</sup>

Over Recommended Operating Conditions

| Parameter                                                                | Description                             | Device    | -5   |      | -4   |      | -3   |      | Units |
|--------------------------------------------------------------------------|-----------------------------------------|-----------|------|------|------|------|------|------|-------|
|                                                                          |                                         |           | Min. | Max. | Min. | Max. | Min. | Max. |       |
| General I/O Pin Parameters (Using Global Clock without PLL) <sup>1</sup> |                                         |           |      |      |      |      |      |      |       |
| t <sub>PD</sub>                                                          | Best Case t <sub>PD</sub> Through 1 LUT | LCMXO256  | —    | 3.5  | —    | 4.2  | —    | 4.9  | ns    |
|                                                                          |                                         | LCMXO640  | —    | 3.5  | —    | 4.2  | —    | 4.9  | ns    |
|                                                                          |                                         | LCMXO1200 | —    | 3.6  | —    | 4.4  | —    | 5.1  | ns    |
|                                                                          |                                         | LCMXO2280 | —    | 3.6  | —    | 4.4  | —    | 5.1  | ns    |
| t <sub>CO</sub>                                                          | Best Case Clock to Output - From PFU    | LCMXO256  | —    | 4.0  | —    | 4.8  | —    | 5.6  | ns    |
|                                                                          |                                         | LCMXO640  | —    | 4.0  | —    | 4.8  | —    | 5.7  | ns    |
|                                                                          |                                         | LCMXO1200 | —    | 4.3  | —    | 5.2  | —    | 6.1  | ns    |
|                                                                          |                                         | LCMXO2280 | —    | 4.3  | —    | 5.2  | —    | 6.1  | ns    |
| t <sub>SU</sub>                                                          | Clock to Data Setup - To PFU            | LCMXO256  | 1.3  | —    | 1.6  | —    | 1.8  | —    | ns    |
|                                                                          |                                         | LCMXO640  | 1.1  | —    | 1.3  | —    | 1.5  | —    | ns    |
|                                                                          |                                         | LCMXO1200 | 1.1  | —    | 1.3  | —    | 1.6  | —    | ns    |
|                                                                          |                                         | LCMXO2280 | 1.1  | —    | 1.3  | —    | 1.5  | —    | ns    |
| t <sub>H</sub>                                                           | Clock to Data Hold - To PFU             | LCMXO256  | -0.3 | —    | -0.3 | —    | -0.3 | —    | ns    |
|                                                                          |                                         | LCMXO640  | -0.1 | —    | -0.1 | —    | -0.1 | —    | ns    |
|                                                                          |                                         | LCMXO1200 | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
|                                                                          |                                         | LCMXO2280 | -0.4 | —    | -0.4 | —    | -0.4 | —    | ns    |
| f <sub>MAX_IO</sub>                                                      | Clock Frequency of I/O and PFU Register | LCMXO256  | —    | 600  | —    | 550  | —    | 500  | MHz   |
|                                                                          |                                         | LCMXO640  | —    | 600  | —    | 550  | —    | 500  | MHz   |
|                                                                          |                                         | LCMXO1200 | —    | 600  | —    | 550  | —    | 500  | MHz   |
|                                                                          |                                         | LCMXO2280 | —    | 600  | —    | 550  | —    | 500  | MHz   |
| t <sub>SKEW_PRI</sub>                                                    | Global Clock Skew Across Device         | LCMXO256  | —    | 200  | —    | 220  | —    | 240  | ps    |
|                                                                          |                                         | LCMXO640  | —    | 200  | —    | 220  | —    | 240  | ps    |
|                                                                          |                                         | LCMXO1200 | —    | 220  | —    | 240  | —    | 260  | ps    |
|                                                                          |                                         | LCMXO2280 | —    | 220  | —    | 240  | —    | 260  | ps    |

1. General timing numbers based on LVCMOS2.5V, 12 mA.  
Rev. A 0.19



## MachXO Family Timing Adders<sup>1, 2, 3</sup>

Over Recommended Operating Conditions

| Buffer Type             | Description            | -5    | -4    | -3    | Units |
|-------------------------|------------------------|-------|-------|-------|-------|
| <b>Input Adjusters</b>  |                        |       |       |       |       |
| LVDS25 <sup>4</sup>     | LVDS                   | 0.44  | 0.53  | 0.61  | ns    |
| BLVDS25 <sup>4</sup>    | BLVDS                  | 0.44  | 0.53  | 0.61  | ns    |
| LVPECL33 <sup>4</sup>   | LVPECL                 | 0.42  | 0.50  | 0.59  | ns    |
| LVTTTL33                | LVTTTL                 | 0.01  | 0.01  | 0.01  | ns    |
| LVC MOS33               | LVC MOS 3.3            | 0.01  | 0.01  | 0.01  | ns    |
| LVC MOS25               | LVC MOS 2.5            | 0.00  | 0.00  | 0.00  | ns    |
| LVC MOS18               | LVC MOS 1.8            | 0.07  | 0.08  | 0.10  | ns    |
| LVC MOS15               | LVC MOS 1.5            | 0.14  | 0.17  | 0.19  | ns    |
| LVC MOS12               | LVC MOS 1.2            | 0.40  | 0.48  | 0.56  | ns    |
| PCI33 <sup>4</sup>      | PCI                    | 0.01  | 0.01  | 0.01  | ns    |
| <b>Output Adjusters</b> |                        |       |       |       |       |
| LVDS25E                 | LVDS 2.5 E             | -0.13 | -0.15 | -0.18 | ns    |
| LVDS25 <sup>4</sup>     | LVDS 2.5               | -0.21 | -0.26 | -0.30 | ns    |
| BLVDS25                 | BLVDS 2.5              | -0.03 | -0.03 | -0.04 | ns    |
| LVPECL33                | LVPECL 3.3             | 0.04  | 0.04  | 0.05  | ns    |
| LVTTTL33_4mA            | LVTTTL 4mA drive       | 0.04  | 0.04  | 0.05  | ns    |
| LVTTTL33_8mA            | LVTTTL 8mA drive       | 0.06  | 0.07  | 0.08  | ns    |
| LVTTTL33_12mA           | LVTTTL 12mA drive      | -0.01 | -0.01 | -0.01 | ns    |
| LVTTTL33_16mA           | LVTTTL 16mA drive      | 0.50  | 0.60  | 0.70  | ns    |
| LVC MOS33_4mA           | LVC MOS 3.3 4mA drive  | 0.04  | 0.04  | 0.05  | ns    |
| LVC MOS33_8mA           | LVC MOS 3.3 8mA drive  | 0.06  | 0.07  | 0.08  | ns    |
| LVC MOS33_12mA          | LVC MOS 3.3 12mA drive | -0.01 | -0.01 | -0.01 | ns    |
| LVC MOS33_14mA          | LVC MOS 3.3 14mA drive | 0.50  | 0.60  | 0.70  | ns    |
| LVC MOS25_4mA           | LVC MOS 2.5 4mA drive  | 0.05  | 0.06  | 0.07  | ns    |
| LVC MOS25_8mA           | LVC MOS 2.5 8mA drive  | 0.10  | 0.12  | 0.13  | ns    |
| LVC MOS25_12mA          | LVC MOS 2.5 12mA drive | 0.00  | 0.00  | 0.00  | ns    |
| LVC MOS25_14mA          | LVC MOS 2.5 14mA drive | 0.34  | 0.40  | 0.47  | ns    |
| LVC MOS18_4mA           | LVC MOS 1.8 4mA drive  | 0.11  | 0.13  | 0.15  | ns    |
| LVC MOS18_8mA           | LVC MOS 1.8 8mA drive  | 0.05  | 0.06  | 0.06  | ns    |
| LVC MOS18_12mA          | LVC MOS 1.8 12mA drive | -0.06 | -0.07 | -0.08 | ns    |
| LVC MOS18_14mA          | LVC MOS 1.8 14mA drive | 0.06  | 0.07  | 0.09  | ns    |
| LVC MOS15_4mA           | LVC MOS 1.5 4mA drive  | 0.15  | 0.19  | 0.22  | ns    |
| LVC MOS15_8mA           | LVC MOS 1.5 8mA drive  | 0.05  | 0.06  | 0.07  | ns    |
| LVC MOS12_2mA           | LVC MOS 1.2 2mA drive  | 0.26  | 0.31  | 0.36  | ns    |
| LVC MOS12_6mA           | LVC MOS 1.2 6mA drive  | 0.05  | 0.06  | 0.07  | ns    |
| PCI33 <sup>4</sup>      | PCI33                  | 1.85  | 2.22  | 2.59  | ns    |

1. Timing adders are characterized but not tested on every device.

2. LVC MOS timing is measured with the load specified in Switching Test Conditions table.

3. All other standards tested according to the appropriate specifications.

4. I/O standard only available in LCMXO1200 and LCMXO2280 devices.


Rev. A 0.19

### MachXO “C” Sleep Mode Timing

| Symbol        | Parameter                | Device    | Min. | Typ. | Max  | Units   |
|---------------|--------------------------|-----------|------|------|------|---------|
| $t_{PWRDN}$   | SLEEPN Low to Power Down | All       | —    | —    | 400  | ns      |
| $t_{PWRUP}$   | SLEEPN High to Power Up  | LCMXO256  | —    | —    | 400  | $\mu$ s |
|               |                          | LCMXO640  | —    | —    | 600  | $\mu$ s |
|               |                          | LCMXO1200 | —    | —    | 800  | $\mu$ s |
|               |                          | LCMXO2280 | —    | —    | 1000 | $\mu$ s |
| $t_{WSLEEPN}$ | SLEEPN Pulse Width       | All       | 400  | —    | —    | ns      |
| $t_{WAWAKE}$  | SLEEPN Pulse Rejection   | All       | —    | —    | 100  | ns      |

Rev. A 0.19

### Flash Download Time



| Symbol        | Parameter                                                                        | Min.      | Typ. | Max. | Units |
|---------------|----------------------------------------------------------------------------------|-----------|------|------|-------|
| $t_{REFRESH}$ | Minimum $V_{CC}$ or $V_{CCAUX}$ (later of the two supplies) to Device I/O Active | LCMXO256  | —    | 0.4  | ms    |
|               |                                                                                  | LCMXO640  | —    | 0.6  | ms    |
|               |                                                                                  | LCMXO1200 | —    | 0.8  | ms    |
|               |                                                                                  | LCMXO2280 | —    | 1.0  | ms    |

### JTAG Port Timing Specifications

| Symbol        | Parameter                                                            | Min. | Max. | Units |
|---------------|----------------------------------------------------------------------|------|------|-------|
| $f_{MAX}$     | TCK [BSCAN] clock frequency                                          | —    | 25   | MHz   |
| $t_{BTCP}$    | TCK [BSCAN] clock pulse width                                        | 40   | —    | ns    |
| $t_{BTCPH}$   | TCK [BSCAN] clock pulse width high                                   | 20   | —    | ns    |
| $t_{BTCPL}$   | TCK [BSCAN] clock pulse width low                                    | 20   | —    | ns    |
| $t_{BTS}$     | TCK [BSCAN] setup time                                               | 8    | —    | ns    |
| $t_{BTH}$     | TCK [BSCAN] hold time                                                | 10   | —    | ns    |
| $t_{BTRF}$    | TCK [BSCAN] rise/fall time                                           | 50   | —    | mV/ns |
| $t_{BTCO}$    | TAP controller falling edge of clock to output valid                 | —    | 10   | ns    |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to output disabled              | —    | 10   | ns    |
| $t_{BTCOEN}$  | TAP controller falling edge of clock to output enabled               | —    | 10   | ns    |
| $t_{BTCRS}$   | BSCAN test capture register setup time                               | 8    | —    | ns    |
| $t_{BTCRH}$   | BSCAN test capture register hold time                                | 25   | —    | ns    |
| $t_{BUTCO}$   | BSCAN test update register, falling edge of clock to output valid    | —    | 25   | ns    |
| $t_{BTUODIS}$ | BSCAN test update register, falling edge of clock to output disabled | —    | 25   | ns    |
| $t_{BTUPOEN}$ | BSCAN test update register, falling edge of clock to output enabled  | —    | 25   | ns    |

Rev. A 0.19

### Signal Descriptions

| Signal Name                                                                                             | I/O | Descriptions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|---------------------------------------------------------------------------------------------------------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>General Purpose</b>                                                                                  |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| P[Edge] [Row/Column Number]_[A/B/C/D/E/F]                                                               | I/O | <p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.</p> <p>[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.</p> <p>Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.</p> <p>During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.</p> |
| GSRN                                                                                                    | I   | Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| TSALL                                                                                                   | I   | TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| NC                                                                                                      | —   | No connect.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| GND                                                                                                     | —   | GND - Ground. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| V <sub>CC</sub>                                                                                         | —   | VCC - The power supply pins for core logic. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| V <sub>CCAUX</sub>                                                                                      | —   | VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| V <sub>CCIOx</sub>                                                                                      | —   | VCCIO - The power supply pins for I/O Bank x. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| SLEEPN <sup>1</sup>                                                                                     | I   | Sleep Mode pin - Active low sleep pin. <sup>b</sup> When this pin is held high, the device operates normally. <sup>b</sup> This pin has a weak internal pull-up, but when unused, an external pull-up to V <sub>CC</sub> is recommended. When driven low, the device moves into Sleep mode after a specified time.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| <b>PLL and Clock Functions</b> (Used as user programmable I/O pins when not used for PLL or clock pins) |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| [LOC][0]_PLL[T, C]_IN                                                                                   | —   | Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| [LOC][0]_PLL[T, C]_FB                                                                                   | —   | Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| PCLK [n]_[1:0]                                                                                          | —   | Primary Clock Pads, n per side.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| <b>Test and Programming</b> (Dedicated pins)                                                            |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| TMS                                                                                                     | I   | Test Mode Select input pin, used to control the 1149.1 state machine.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| TCK                                                                                                     | I   | Test Clock input pin, used to clock the 1149.1 state machine.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| TDI                                                                                                     | I   | Test Data input pin, used to load data into the device using an 1149.1 state machine.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| TDO                                                                                                     | O   | Output pin -Test Data output pin used to shift data out of the device using 1149.1.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

1. Applies to MachXO "C" devices only. NC for "E" devices.

## Power Supply and NC

| Signal           | 100 TQFP <sup>1</sup>                                                                                                                          | 144 TQFP <sup>1</sup>                             | 100 csBGA <sup>2</sup>                                                                              |
|------------------|------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| VCC              | LCMXO256/640: 35, 90<br>LCMXO1200/2280: 17, 35, 66, 91                                                                                         | 21, 52, 93, 129                                   | P7, B6                                                                                              |
| VCCIO0           | LCMXO256: 60, 74, 92<br>LCMXO640: 80, 92<br>LCMXO1200/2280: 94                                                                                 | LCMXO640: 117, 135<br>LCMXO1200/2280: 135         | LCMXO256: H14, A14, B5<br>LCMXO640: B12, B5                                                         |
| VCCIO1           | LCMXO256: 10, 24, 41<br>LCMXO640: 60, 74<br>LCMXO1200/2280: 80                                                                                 | LCMXO640: 82, 98<br>LCMXO1200/2280: 117           | LCMXO256: G1, P1, P10<br>LCMXO640: H14, A14                                                         |
| VCCIO2           | LCMXO256: None<br>LCMXO640: 29, 41<br>LCMXO1200/2280: 70                                                                                       | LCMXO640: 38, 63<br>LCMXO1200/2280: 98            | LCMXO256: None<br>LCMXO640: P4, P10                                                                 |
| VCCIO3           | LCMXO256: None<br>LCMXO640: 10, 24<br>LCMXO1200/2280: 56                                                                                       | LCMXO640: 10, 26<br>LCMXO1200/2280: 82            | LCMXO256: None<br>LCMXO640: G1, P1                                                                  |
| VCCIO4           | LCMXO256/640: None<br>LCMXO1200/2280: 44                                                                                                       | LCMXO640: None<br>LCMXO1200/2280: 63              | —                                                                                                   |
| VCCIO5           | LCMXO256/640: None<br>LCMXO1200/2280: 27                                                                                                       | LCMXO640: None<br>LCMXO1200/2280: 38              | —                                                                                                   |
| VCCIO6           | LCMXO256/640: None<br>LCMXO1200/2280: 20                                                                                                       | LCMXO640: None<br>LCMXO1200/2280: 26              | —                                                                                                   |
| VCCIO7           | LCMXO256/640: None<br>LCMXO1200/2280: 6                                                                                                        | LCMXO640: None<br>LCMXO1200/2280: 10              | —                                                                                                   |
| VCCAUX           | LCMXO256/640: 88<br>LCMXO1200/2280: 36, 90                                                                                                     | 53, 128                                           | B7                                                                                                  |
| GND <sup>3</sup> | LCMXO256: 40, 84, 62, 75, 93, 12, 25, 42<br>LCMXO640: 40, 84, 81, 93, 62, 75, 30, 42, 12, 25<br>LCMXO1200/2280: 9, 41, 59, 83, 100, 76, 50, 26 | 16, 59, 88, 123, 118, 136, 83, 99, 37, 64, 11, 27 | LCMXO256: N9, B9, G14, B13, A4, H1, N2, N10<br>LCMXO640: N9, B9, A10, A4, G14, B13, N3, N10, H1, N2 |
| NC <sup>4</sup>  |                                                                                                                                                |                                                   | —                                                                                                   |

1. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

2. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

3. All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.

4. NC pins should not be connected to any active signals, VCC or GND.

**LCMX0256 and LCMX0640 Logic Signal Connections: 100 TQFP**

| Pin Number | LCMX0256      |      |               |              | LCMX0640      |      |               |              |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
|            | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 1          | PL2A          | 1    |               | T            | PL2A          | 3    |               | T            |
| 2          | PL2B          | 1    |               | C            | PL2C          | 3    |               | T            |
| 3          | PL3A          | 1    |               | T            | PL2B          | 3    |               | C            |
| 4          | PL3B          | 1    |               | C            | PL2D          | 3    |               | C            |
| 5          | PL3C          | 1    |               | T            | PL3A          | 3    |               | T            |
| 6          | PL3D          | 1    |               | C            | PL3B          | 3    |               | C            |
| 7          | PL4A          | 1    |               | T            | PL3C          | 3    |               | T            |
| 8          | PL4B          | 1    |               | C            | PL3D          | 3    |               | C            |
| 9          | PL5A          | 1    |               | T            | PL4A          | 3    |               |              |
| 10         | VCCIO1        | 1    |               |              | VCCIO3        | 3    |               |              |
| 11         | PL5B          | 1    |               | C            | PL4C          | 3    |               | T            |
| 12         | GNDIO1        | 1    |               |              | GNDIO3        | 3    |               |              |
| 13         | PL5C          | 1    |               | T            | PL4D          | 3    |               | C            |
| 14         | PL5D          | 1    | GSRN          | C            | PL5B          | 3    | GSRN          |              |
| 15         | PL6A          | 1    |               | T            | PL7B          | 3    |               |              |
| 16         | PL6B          | 1    | TSALL         | C            | PL8C          | 3    | TSALL         | T            |
| 17         | PL7A          | 1    |               | T            | PL8D          | 3    |               | C            |
| 18         | PL7B          | 1    |               | C            | PL9A          | 3    |               |              |
| 19         | PL7C          | 1    |               | T            | PL9C          | 3    |               |              |
| 20         | PL7D          | 1    |               | C            | PL10A         | 3    |               |              |
| 21         | PL8A          | 1    |               | T            | PL10C         | 3    |               |              |
| 22         | PL8B          | 1    |               | C            | PL11A         | 3    |               |              |
| 23         | PL9A          | 1    |               | T            | PL11C         | 3    |               |              |
| 24         | VCCIO1        | 1    |               |              | VCCIO3        | 3    |               |              |
| 25         | GNDIO1        | 1    |               |              | GNDIO3        | 3    |               |              |
| 26         | TMS           | 1    | TMS           |              | TMS           | 2    | TMS           |              |
| 27         | PL9B          | 1    |               | C            | PB2C          | 2    |               |              |
| 28         | TCK           | 1    | TCK           |              | TCK           | 2    | TCK           |              |
| 29         | PB2A          | 1    |               | T            | VCCIO2        | 2    |               |              |
| 30         | PB2B          | 1    |               | C            | GNDIO2        | 2    |               |              |
| 31         | TDO           | 1    | TDO           |              | TDO           | 2    | TDO           |              |
| 32         | PB2C          | 1    |               | T            | PB4C          | 2    |               |              |
| 33         | TDI           | 1    | TDI           |              | TDI           | 2    | TDI           |              |
| 34         | PB2D          | 1    |               | C            | PB4E          | 2    |               |              |
| 35         | VCC           | -    |               |              | VCC           | -    |               |              |
| 36         | PB3A          | 1    | PCLK1_1**     | T            | PB5B          | 2    | PCLK2_1**     |              |
| 37         | PB3B          | 1    |               | C            | PB5D          | 2    |               |              |
| 38         | PB3C          | 1    | PCLK1_0**     | T            | PB6B          | 2    | PCLK2_0**     |              |
| 39         | PB3D          | 1    |               | C            | PB6C          | 2    |               |              |
| 40         | GND           | -    |               |              | GND           | -    |               |              |
| 41         | VCCIO1        | 1    |               |              | VCCIO2        | 2    |               |              |
| 42         | GNDIO1        | 1    |               |              | GNDIO2        | 2    |               |              |

**LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)**

| Pin Number | LCMXO1200        |      |               |              | LCMXO2280        |      |               |              |
|------------|------------------|------|---------------|--------------|------------------|------|---------------|--------------|
|            | Ball Function    | Bank | Dual Function | Differential | Ball Function    | Bank | Dual Function | Differential |
| 82         | PT9A             | 1    |               |              | PT12C            | 1    |               | T            |
| 83         | GND              | -    |               |              | GND              | -    |               |              |
| 84         | PT8B             | 1    |               | C            | PT11B            | 1    |               | C            |
| 85         | PT8A             | 1    |               | T            | PT11A            | 1    |               | T            |
| 86         | PT7D             | 1    | PCLK1_1****   |              | PT10B            | 1    | PCLK1_1****   |              |
| 87         | PT6F             | 0    | PCLK0_0****   |              | PT9B             | 1    | PCLK1_0****   |              |
| 88         | PT6D             | 0    |               | C            | PT8F             | 0    |               | C            |
| 89         | PT6C             | 0    |               | T            | PT8E             | 0    |               | T            |
| 90         | VCCAUX           | -    |               |              | VCCAUX           | -    |               |              |
| 91         | VCC              | -    |               |              | VCC              | -    |               |              |
| 92         | PT5B             | 0    |               |              | PT6D             | 0    |               |              |
| 93         | PT4B             | 0    |               |              | PT6F             | 0    |               |              |
| 94         | VCCIO0           | 0    |               |              | VCCIO0           | 0    |               |              |
| 95         | PT3D             | 0    |               | C            | PT4B             | 0    |               | C            |
| 96         | PT3C             | 0    |               | T            | PT4A             | 0    |               | T            |
| 97         | PT3B             | 0    |               |              | PT3B             | 0    |               |              |
| 98         | PT2B             | 0    |               | C            | PT2B             | 0    |               | C            |
| 99         | PT2A             | 0    |               | T            | PT2A             | 0    |               | T            |
| 100**      | GNDIO0<br>GNDIO7 | -    |               |              | GNDIO0<br>GNDIO7 | -    |               |              |

\*Supports true LVDS outputs.

\*\*Double bonded to the pin.

\*\*\*NC for "E" devices.

\*\*\*\*Primary clock inputs are single-ended.

## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

| LCMXO640    |               |      |               |              | LCMXO1200   |               |      |               |              | LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| J13         | PR8C          | 1    |               | T            | J13         | PR11A         | 3    |               | T*           | J13         | PR14A         | 3    |               | T*           |
| GND         | GND           | -    |               |              | GND         | GND           | -    |               |              | GND         | GND           | -    |               |              |
| K14         | PR8B          | 1    |               | C            | K14         | PR10D         | 3    |               | C            | K14         | PR13D         | 3    |               | C            |
| J14         | PR8A          | 1    |               | T            | J14         | PR10C         | 3    |               | T            | J14         | PR13C         | 3    |               | T            |
| K15         | PR7D          | 1    |               | C            | K15         | PR10B         | 3    |               | C*           | K15         | PR13B         | 3    |               | C*           |
| J15         | PR7C          | 1    |               | T            | J15         | PR10A         | 3    |               | T*           | J15         | PR13A         | 3    |               | T*           |
| -           | -             |      |               |              | GND         | GNDIO3        | 3    |               |              | GND         | GNDIO3        | 3    |               |              |
| -           | -             |      |               |              | VCCIO3      | VCCIO3        | 3    |               |              | VCCIO3      | VCCIO3        | 3    |               |              |
| K12         | NC            |      |               |              | K12         | PR9D          | 3    |               | C            | K12         | PR11D         | 3    |               | C            |
| J12         | NC            |      |               |              | J12         | PR9C          | 3    |               | T            | J12         | PR11C         | 3    |               | T            |
| J16         | PR7B          | 1    |               | C            | J16         | PR9B          | 3    |               | C*           | J16         | PR11B         | 3    |               | C*           |
| H16         | PR7A          | 1    |               | T            | H16         | PR9A          | 3    |               | T*           | H16         | PR11A         | 3    |               | T*           |
| H15         | PR6B          | 1    |               | C            | H15         | PR8D          | 2    |               | C            | H15         | PR10D         | 2    |               | C            |
| G15         | PR6A          | 1    |               | T            | G15         | PR8C          | 2    |               | T            | G15         | PR10C         | 2    |               | T            |
| H14         | PR5D          | 1    |               | C            | H14         | PR8B          | 2    |               | C*           | H14         | PR10B         | 2    |               | C*           |
| G14         | PR5C          | 1    |               | T            | G14         | PR8A          | 2    |               | T*           | G14         | PR10A         | 2    |               | T*           |
| GND         | GNDIO1        | 1    |               |              | GND         | GNDIO2        | 2    |               |              | GND         | GNDIO2        | 2    |               |              |
| VCCIO1      | VCCIO1        | 1    |               |              | VCCIO2      | VCCIO2        | 2    |               |              | VCCIO2      | VCCIO2        | 2    |               |              |
| H13         | PR6D          | 1    |               | C            | H13         | PR7D          | 2    |               | C            | H13         | PR9D          | 2    |               | C            |
| H12         | PR6C          | 1    |               | T            | H12         | PR7C          | 2    |               | T            | H12         | PR9C          | 2    |               | T            |
| G13         | PR4D          | 1    |               | C            | G13         | PR7B          | 2    |               | C*           | G13         | PR9B          | 2    |               | C*           |
| G12         | PR4C          | 1    |               | T            | G12         | PR7A          | 2    |               | T*           | G12         | PR9A          | 2    |               | T*           |
| G16         | PR5B          | 1    |               | C            | G16         | PR6D          | 2    |               | C            | G16         | PR7D          | 2    |               | C            |
| F16         | PR5A          | 1    |               | T            | F16         | PR6C          | 2    |               | T            | F16         | PR7C          | 2    |               | T            |
| F15         | PR4B          | 1    |               | C            | F15         | PR6B          | 2    |               | C*           | F15         | PR7B          | 2    |               | C*           |
| E15         | PR4A          | 1    |               | T            | E15         | PR6A          | 2    |               | T*           | E15         | PR7A          | 2    |               | T*           |
| E16         | PR3B          | 1    |               | C            | E16         | PR5D          | 2    |               | C            | E16         | PR6D          | 2    |               | C            |
| D16         | PR3A          | 1    |               | T            | D16         | PR5C          | 2    |               | T            | D16         | PR6C          | 2    |               | T            |
| VCCIO1      | VCCIO1        | 1    |               |              | VCCIO2      | VCCIO2        | 2    |               |              | VCCIO2      | VCCIO2        | 2    |               |              |
| GND         | GNDIO1        | 1    |               |              | GND         | GNDIO2        | 2    |               |              | GND         | GNDIO2        | 2    |               |              |
| D15         | PR2D          | 1    |               | C            | D15         | PR5B          | 2    |               | C*           | D15         | PR6B          | 2    |               | C*           |
| C15         | PR2C          | 1    |               | T            | C15         | PR5A          | 2    |               | T*           | C15         | PR6A          | 2    |               | T*           |
| C16         | PR2B          | 1    |               | C            | C16         | PR4D          | 2    |               | C            | C16         | PR5D          | 2    |               | C            |
| B16         | PR2A          | 1    |               | T            | B16         | PR4C          | 2    |               | T            | B16         | PR5C          | 2    |               | T            |
| F14         | PR3D          | 1    |               | C            | F14         | PR4B          | 2    |               | C*           | F14         | PR5B          | 2    |               | C*           |
| E14         | PR3C          | 1    |               | T            | E14         | PR4A          | 2    |               | T*           | E14         | PR5A          | 2    |               | T*           |
| -           | -             | -    |               |              | -           | -             | -    |               |              | GND         | GND           | -    |               |              |
| F12         | NC            |      |               |              | F12         | PR3D          | 2    |               | C            | F12         | PR4D          | 2    |               | C            |
| F13         | NC            |      |               |              | F13         | PR3C          | 2    |               | T            | F13         | PR4C          | 2    |               | T            |
| E12         | NC            |      |               |              | E12         | PR3B          | 2    |               | C*           | E12         | PR4B          | 2    |               | C*           |
| E13         | NC            |      |               |              | E13         | PR3A          | 2    |               | T*           | E13         | PR4A          | 2    |               | T*           |
| D13         | NC            |      |               |              | D13         | PR2B          | 2    |               | C            | D13         | PR3B          | 2    |               | C*           |
| D14         | NC            |      |               |              | D14         | PR2A          | 2    |               | T            | D14         | PR3A          | 2    |               | T*           |
| VCCIO0      | VCCIO0        | 0    |               |              | VCCIO2      | VCCIO2        | 2    |               |              | VCCIO2      | VCCIO2        | 2    |               |              |
| GND         | GNDIO0        | 0    |               |              | GND         | GNDIO2        | 2    |               |              | GND         | GNDIO2        | 2    |               |              |
| GND         | GNDIO0        | 0    |               |              | GND         | GNDIO1        | 1    |               |              | GND         | GNDIO1        | 1    |               |              |
| VCCIO0      | VCCIO0        | 0    |               |              | VCCIO1      | VCCIO1        | 1    |               |              | VCCIO1      | VCCIO1        | 1    |               |              |
| B15         | NC            |      |               |              | B15         | PT11D         | 1    |               | C            | B15         | PT16D         | 1    |               | C            |
| A15         | NC            |      |               |              | A15         | PT11C         | 1    |               | T            | A15         | PT16C         | 1    |               | T            |
| C14         | NC            |      |               |              | C14         | PT11B         | 1    |               | C            | C14         | PT16B         | 1    |               | C            |
| B14         | NC            |      |               |              | B14         | PT11A         | 1    |               | T            | B14         | PT16A         | 1    |               | T            |
| C13         | PT9F          | 0    |               | C            | C13         | PT10F         | 1    |               | C            | C13         | PT15D         | 1    |               | C            |
| B13         | PT9E          | 0    |               | T            | B13         | PT10E         | 1    |               | T            | B13         | PT15C         | 1    |               | T            |

## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

| LCMXO640    |               |      |               |              | LCMXO1200   |               |      |               |              | LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| E11         | NC            |      |               |              | E11         | PT10D         | 1    |               | C            | E11         | PT15B         | 1    |               | C            |
| E10         | NC            |      |               |              | E10         | PT10C         | 1    |               | T            | E10         | PT15A         | 1    |               | T            |
| D12         | PT9D          | 0    |               | C            | D12         | PT10B         | 1    |               | C            | D12         | PT14D         | 1    |               | C            |
| D11         | PT9C          | 0    |               | T            | D11         | PT10A         | 1    |               | T            | D11         | PT14C         | 1    |               | T            |
| A14         | PT7F          | 0    |               | C            | A14         | PT9F          | 1    |               | C            | A14         | PT14B         | 1    |               | C            |
| A13         | PT7E          | 0    |               | T            | A13         | PT9E          | 1    |               | T            | A13         | PT14A         | 1    |               | T            |
| C12         | PT8B          | 0    |               | C            | C12         | PT9D          | 1    |               | C            | C12         | PT13D         | 1    |               | C            |
| C11         | PT8A          | 0    |               | T            | C11         | PT9C          | 1    |               | T            | C11         | PT13C         | 1    |               | T            |
| -           | -             |      |               |              | VCCIO1      | VCCIO1        | 1    |               |              | VCCIO1      | VCCIO1        | 1    |               |              |
| -           | -             |      |               |              | GND         | GNDIO1        | 1    |               |              | GND         | GNDIO1        | 1    |               |              |
| B12         | PT7B          | 0    |               | C            | B12         | PT9B          | 1    |               | C            | B12         | PT12D         | 1    |               | C            |
| B11         | PT7A          | 0    |               | T            | B11         | PT9A          | 1    |               | T            | B11         | PT12C         | 1    |               | T            |
| A12         | PT7D          | 0    |               | C            | A12         | PT8F          | 1    |               | C            | A12         | PT12B         | 1    |               | C            |
| A11         | PT7C          | 0    |               | T            | A11         | PT8E          | 1    |               | T            | A11         | PT12A         | 1    |               | T            |
| GND         | GND           | -    |               |              | GND         | GND           | -    |               |              | GND         | GND           | -    |               |              |
| B10         | PT5D          | 0    |               | C            | B10         | PT8D          | 1    |               | C            | B10         | PT11B         | 1    |               | C            |
| B9          | PT5C          | 0    |               | T            | B9          | PT8C          | 1    |               | T            | B9          | PT11A         | 1    |               | T            |
| D10         | PT8D          | 0    |               | C            | D10         | PT8B          | 1    |               | C            | D10         | PT10F         | 1    |               | C            |
| D9          | PT8C          | 0    |               | T            | D9          | PT8A          | 1    |               | T            | D9          | PT10E         | 1    |               | T            |
| -           | -             |      |               |              | VCCIO1      | VCCIO1        | 1    |               |              | VCCIO1      | VCCIO1        | 1    |               |              |
| -           | -             |      |               |              | GND         | GNDIO1        | 1    |               |              | GND         | GNDIO1        | 1    |               |              |
| C10         | PT6D          | 0    |               | C            | C10         | PT7F          | 1    |               | C            | C10         | PT10D         | 1    |               | C            |
| C9          | PT6C          | 0    |               | T            | C9          | PT7E          | 1    |               | T            | C9          | PT10C         | 1    |               | T            |
| A9          | PT6B          | 0    | PCLK0_1***    | C            | A9          | PT7D          | 1    | PCLK1_1***    | C            | A9          | PT10B         | 1    | PCLK1_1***    | C            |
| A10         | PT6A          | 0    |               | T            | A10         | PT7C          | 1    |               | T            | A10         | PT10A         | 1    |               | T            |
| E9          | PT9B          | 0    |               | C            | E9          | PT7B          | 1    |               | C            | E9          | PT9D          | 1    |               | C            |
| E8          | PT9A          | 0    |               | T            | E8          | PT7A          | 1    |               | T            | E8          | PT9C          | 1    |               | T            |
| D7          | PT5B          | 0    | PCLK0_0***    | C            | D7          | PT6F          | 0    | PCLK1_0***    | C            | D7          | PT9B          | 1    | PCLK1_0***    | C            |
| D8          | PT5A          | 0    |               | T            | D8          | PT6E          | 0    |               | T            | D8          | PT9A          | 1    |               | T            |
| VCCIO0      | VCCIO0        | 0    |               |              | VCCIO0      | VCCIO0        | 0    |               |              | VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              | GND         | GNDIO0        | 0    |               |              | GND         | GNDIO0        | 0    |               |              |
| C8          | PT4F          | 0    |               | C            | C8          | PT6D          | 0    |               | C            | C8          | PT8D          | 0    |               | C            |
| B8          | PT4E          | 0    |               | T            | B8          | PT6C          | 0    |               | T            | B8          | PT8C          | 0    |               | T            |
| A8          | VCCAUX        | -    |               |              | A8          | VCCAUX        | -    |               |              | A8          | VCCAUX        | -    |               |              |
| A7          | PT4D          | 0    |               | C            | A7          | PT6B          | 0    |               | C            | A7          | PT7D          | 0    |               | C            |
| A6          | PT4C          | 0    |               | T            | A6          | PT6A          | 0    |               | T            | A6          | PT7C          | 0    |               | T            |
| VCC         | VCC           | -    |               |              | VCC         | VCC           | -    |               |              | VCC         | VCC           | -    |               |              |
| B7          | PT4B          | 0    |               | C            | B7          | PT5F          | 0    |               | C            | B7          | PT7B          | 0    |               | C            |
| B6          | PT4A          | 0    |               | T            | B6          | PT5E          | 0    |               | T            | B6          | PT7A          | 0    |               | T            |
| C6          | PT3C          | 0    |               | T            | C6          | PT5C          | 0    |               | T            | C6          | PT6A          | 0    |               | T            |
| C7          | PT3D          | 0    |               | C            | C7          | PT5D          | 0    |               | C            | C7          | PT6B          | 0    |               | C            |
| A5          | PT3E          | 0    |               | T            | A5          | PT5A          | 0    |               | T            | A5          | PT6C          | 0    |               | T            |
| A4          | PT3F          | 0    |               | C            | A4          | PT5B          | 0    |               | C            | A4          | PT6D          | 0    |               | C            |
| E7          | NC            |      |               |              | E7          | PT4C          | 0    |               | T            | E7          | PT6E          | 0    |               | T            |
| E6          | NC            |      |               |              | E6          | PT4D          | 0    |               | C            | E6          | PT6F          | 0    |               | C            |
| B5          | PT3B          | 0    |               | C            | B5          | PT3F          | 0    |               | C            | B5          | PT5D          | 0    |               | C            |
| B4          | PT3A          | 0    |               | T            | B4          | PT3E          | 0    |               | T            | B4          | PT5C          | 0    |               | T            |
| D5          | PT2D          | 0    |               | C            | D5          | PT3D          | 0    |               | C            | D5          | PT5B          | 0    |               | C            |
| D6          | PT2C          | 0    |               | T            | D6          | PT3C          | 0    |               | T            | D6          | PT5A          | 0    |               | T            |
| C4          | PT2E          | 0    |               | T            | C4          | PT4A          | 0    |               | T            | C4          | PT4A          | 0    |               | T            |
| C5          | PT2F          | 0    |               | C            | C5          | PT4B          | 0    |               | C            | C5          | PT4B          | 0    |               | C            |
| -           | -             | -    |               |              | -           | -             | -    |               |              | GND         | GND           | -    |               |              |
| D4          | NC            |      |               |              | D4          | PT2D          | 0    |               | C            | D4          | PT3D          | 0    |               | C            |



**LCMX02280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMX02280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| GND         | GNDIO3        | 3    |               |              |
| VCCIO3      | VCCIO3        | 3    |               |              |
| P15         | PR20B         | 3    |               | C            |
| N14         | PR20A         | 3    |               | T            |
| N15         | PR19B         | 3    |               | C            |
| M13         | PR19A         | 3    |               | T            |
| R15         | PR18B         | 3    |               | C*           |
| T16         | PR18A         | 3    |               | T*           |
| N16         | PR17D         | 3    |               | C            |
| M14         | PR17C         | 3    |               | T            |
| U17         | PR17B         | 3    |               | C*           |
| VCC         | VCC           | -    |               |              |
| U18         | PR17A         | 3    |               | T*           |
| R17         | PR16D         | 3    |               | C            |
| R16         | PR16C         | 3    |               | T            |
| P16         | PR16B         | 3    |               | C*           |
| VCCIO3      | VCCIO3        | 3    |               |              |
| GND         | GNDIO3        | 3    |               |              |
| P17         | PR16A         | 3    |               | T*           |
| L13         | PR15D         | 3    |               | C            |
| M15         | PR15C         | 3    |               | T            |
| T17         | PR15B         | 3    |               | C*           |
| T18         | PR15A         | 3    |               | T*           |
| L14         | PR14D         | 3    |               | C            |
| L15         | PR14C         | 3    |               | T            |
| R18         | PR14B         | 3    |               | C*           |
| P18         | PR14A         | 3    |               | T*           |
| GND         | GND           | -    |               |              |
| K15         | PR13D         | 3    |               | C            |
| K13         | PR13C         | 3    |               | T            |
| N17         | PR13B         | 3    |               | C*           |
| N18         | PR13A         | 3    |               | T*           |
| K16         | PR12D         | 3    |               | C            |
| K14         | PR12C         | 3    |               | T            |
| M16         | PR12B         | 3    |               | C*           |
| L16         | PR12A         | 3    |               | T*           |
| GND         | GNDIO3        | 3    |               |              |
| VCCIO3      | VCCIO3        | 3    |               |              |
| J16         | PR11D         | 3    |               | C            |
| J14         | PR11C         | 3    |               | T            |
| M17         | PR11B         | 3    |               | C*           |
| L17         | PR11A         | 3    |               | T*           |
| J15         | PR10D         | 2    |               | C            |

**LCMX02280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMX02280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| A10         | PT8E          | 0    |               | T            |
| VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              |
| A9          | PT8D          | 0    |               | C            |
| C9          | PT8C          | 0    |               | T            |
| B9          | PT8B          | 0    |               | C            |
| F9          | VCCAUX        | -    |               |              |
| A8          | PT8A          | 0    |               | T            |
| B8          | PT7D          | 0    |               | C            |
| C8          | PT7C          | 0    |               | T            |
| VCC         | VCC           | -    |               |              |
| A7          | PT7B          | 0    |               | C            |
| B7          | PT7A          | 0    |               | T            |
| A6          | PT6A          | 0    |               | T            |
| B6          | PT6B          | 0    |               | C            |
| D8          | PT6C          | 0    |               | T            |
| F8          | PT6D          | 0    |               | C            |
| C7          | PT6E          | 0    |               | T            |
| E8          | PT6F          | 0    |               | C            |
| D7          | PT5D          | 0    |               | C            |
| VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              |
| E7          | PT5C          | 0    |               | T            |
| A5          | PT5B          | 0    |               | C            |
| C6          | PT5A          | 0    |               | T            |
| B5          | PT4A          | 0    |               | T            |
| A4          | PT4B          | 0    |               | C            |
| D6          | PT4C          | 0    |               | T            |
| F7          | PT4D          | 0    |               | C            |
| B4          | PT4E          | 0    |               | T            |
| GND         | GND           | -    |               |              |
| C5          | PT4F          | 0    |               | C            |
| F6          | PT3D          | 0    |               | C            |
| E5          | PT3C          | 0    |               | T            |
| E6          | PT3B          | 0    |               | C            |
| D5          | PT3A          | 0    |               | T            |
| A3          | PT2D          | 0    |               | C            |
| C4          | PT2C          | 0    |               | T            |
| A2          | PT2B          | 0    |               | C            |
| B2          | PT2A          | 0    |               | T            |
| VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              |
| E14         | GND           | -    |               |              |

---

**LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| G8          | VCCIO0        | 0    |               |              |
| G7          | VCCIO0        | 0    |               |              |

\* Supports true LVDS outputs.

\*\* NC for "E" devices.

\*\*\* Primary clock inputs are single-ended.

**Conventional Packaging**
**Commercial**

| Part Number      | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO256C-3T100C | 256  | 1.8V/2.5V/3.3V | 78   | -3    | TQFP    | 100  | COM   |
| LCMXO256C-4T100C | 256  | 1.8V/2.5V/3.3V | 78   | -4    | TQFP    | 100  | COM   |
| LCMXO256C-5T100C | 256  | 1.8V/2.5V/3.3V | 78   | -5    | TQFP    | 100  | COM   |
| LCMXO256C-3M100C | 256  | 1.8V/2.5V/3.3V | 78   | -3    | csBGA   | 100  | COM   |
| LCMXO256C-4M100C | 256  | 1.8V/2.5V/3.3V | 78   | -4    | csBGA   | 100  | COM   |
| LCMXO256C-5M100C | 256  | 1.8V/2.5V/3.3V | 78   | -5    | csBGA   | 100  | COM   |

| Part Number       | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO640C-3T100C  | 640  | 1.8V/2.5V/3.3V | 74   | -3    | TQFP    | 100  | COM   |
| LCMXO640C-4T100C  | 640  | 1.8V/2.5V/3.3V | 74   | -4    | TQFP    | 100  | COM   |
| LCMXO640C-5T100C  | 640  | 1.8V/2.5V/3.3V | 74   | -5    | TQFP    | 100  | COM   |
| LCMXO640C-3M100C  | 640  | 1.8V/2.5V/3.3V | 74   | -3    | csBGA   | 100  | COM   |
| LCMXO640C-4M100C  | 640  | 1.8V/2.5V/3.3V | 74   | -4    | csBGA   | 100  | COM   |
| LCMXO640C-5M100C  | 640  | 1.8V/2.5V/3.3V | 74   | -5    | csBGA   | 100  | COM   |
| LCMXO640C-3T144C  | 640  | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO640C-4T144C  | 640  | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO640C-5T144C  | 640  | 1.8V/2.5V/3.3V | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO640C-3M132C  | 640  | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO640C-4M132C  | 640  | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO640C-5M132C  | 640  | 1.8V/2.5V/3.3V | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO640C-3B256C  | 640  | 1.8V/2.5V/3.3V | 159  | -3    | caBGA   | 256  | COM   |
| LCMXO640C-4B256C  | 640  | 1.8V/2.5V/3.3V | 159  | -4    | caBGA   | 256  | COM   |
| LCMXO640C-5B256C  | 640  | 1.8V/2.5V/3.3V | 159  | -5    | caBGA   | 256  | COM   |
| LCMXO640C-3FT256C | 640  | 1.8V/2.5V/3.3V | 159  | -3    | ftBGA   | 256  | COM   |
| LCMXO640C-4FT256C | 640  | 1.8V/2.5V/3.3V | 159  | -4    | ftBGA   | 256  | COM   |
| LCMXO640C-5FT256C | 640  | 1.8V/2.5V/3.3V | 159  | -5    | ftBGA   | 256  | COM   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO1200C-3T100C  | 1200 | 1.8V/2.5V/3.3V | 73   | -3    | TQFP    | 100  | COM   |
| LCMXO1200C-4T100C  | 1200 | 1.8V/2.5V/3.3V | 73   | -4    | TQFP    | 100  | COM   |
| LCMXO1200C-5T100C  | 1200 | 1.8V/2.5V/3.3V | 73   | -5    | TQFP    | 100  | COM   |
| LCMXO1200C-3T144C  | 1200 | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO1200C-4T144C  | 1200 | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO1200C-5T144C  | 1200 | 1.8V/2.5V/3.3V | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO1200C-3M132C  | 1200 | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO1200C-4M132C  | 1200 | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO1200C-5M132C  | 1200 | 1.8V/2.5V/3.3V | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO1200C-3B256C  | 1200 | 1.8V/2.5V/3.3V | 211  | -3    | caBGA   | 256  | COM   |
| LCMXO1200C-4B256C  | 1200 | 1.8V/2.5V/3.3V | 211  | -4    | caBGA   | 256  | COM   |
| LCMXO1200C-5B256C  | 1200 | 1.8V/2.5V/3.3V | 211  | -5    | caBGA   | 256  | COM   |
| LCMXO1200C-3FT256C | 1200 | 1.8V/2.5V/3.3V | 211  | -3    | ftBGA   | 256  | COM   |
| LCMXO1200C-4FT256C | 1200 | 1.8V/2.5V/3.3V | 211  | -4    | ftBGA   | 256  | COM   |
| LCMXO1200C-5FT256C | 1200 | 1.8V/2.5V/3.3V | 211  | -5    | ftBGA   | 256  | COM   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO2280C-3T100C  | 2280 | 1.8V/2.5V/3.3V | 73   | -3    | TQFP    | 100  | COM   |
| LCMXO2280C-4T100C  | 2280 | 1.8V/2.5V/3.3V | 73   | -4    | TQFP    | 100  | COM   |
| LCMXO2280C-5T100C  | 2280 | 1.8V/2.5V/3.3V | 73   | -5    | TQFP    | 100  | COM   |
| LCMXO2280C-3T144C  | 2280 | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO2280C-4T144C  | 2280 | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO2280C-5T144C  | 2280 | 1.8V/2.5V/3.3V | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO2280C-3M132C  | 2280 | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO2280C-4M132C  | 2280 | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO2280C-5M132C  | 2280 | 1.8V/2.5V/3.3V | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO2280C-3B256C  | 2280 | 1.8V/2.5V/3.3V | 211  | -3    | caBGA   | 256  | COM   |
| LCMXO2280C-4B256C  | 2280 | 1.8V/2.5V/3.3V | 211  | -4    | caBGA   | 256  | COM   |
| LCMXO2280C-5B256C  | 2280 | 1.8V/2.5V/3.3V | 211  | -5    | caBGA   | 256  | COM   |
| LCMXO2280C-3FT256C | 2280 | 1.8V/2.5V/3.3V | 211  | -3    | ftBGA   | 256  | COM   |
| LCMXO2280C-4FT256C | 2280 | 1.8V/2.5V/3.3V | 211  | -4    | ftBGA   | 256  | COM   |
| LCMXO2280C-5FT256C | 2280 | 1.8V/2.5V/3.3V | 211  | -5    | ftBGA   | 256  | COM   |
| LCMXO2280C-3FT324C | 2280 | 1.8V/2.5V/3.3V | 271  | -3    | ftBGA   | 324  | COM   |
| LCMXO2280C-4FT324C | 2280 | 1.8V/2.5V/3.3V | 271  | -4    | ftBGA   | 324  | COM   |
| LCMXO2280C-5FT324C | 2280 | 1.8V/2.5V/3.3V | 271  | -5    | ftBGA   | 324  | COM   |

| Part Number      | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO256E-3T100C | 256  | 1.2V           | 78   | -3    | TQFP    | 100  | COM   |
| LCMXO256E-4T100C | 256  | 1.2V           | 78   | -4    | TQFP    | 100  | COM   |
| LCMXO256E-5T100C | 256  | 1.2V           | 78   | -5    | TQFP    | 100  | COM   |
| LCMXO256E-3M100C | 256  | 1.2V           | 78   | -3    | csBGA   | 100  | COM   |
| LCMXO256E-4M100C | 256  | 1.2V           | 78   | -4    | csBGA   | 100  | COM   |
| LCMXO256E-5M100C | 256  | 1.2V           | 78   | -5    | csBGA   | 100  | COM   |

| Part Number       | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO640E-3T100C  | 640  | 1.2V           | 74   | -3    | TQFP    | 100  | COM   |
| LCMXO640E-4T100C  | 640  | 1.2V           | 74   | -4    | TQFP    | 100  | COM   |
| LCMXO640E-5T100C  | 640  | 1.2V           | 74   | -5    | TQFP    | 100  | COM   |
| LCMXO640E-3M100C  | 640  | 1.2V           | 74   | -3    | csBGA   | 100  | COM   |
| LCMXO640E-4M100C  | 640  | 1.2V           | 74   | -4    | csBGA   | 100  | COM   |
| LCMXO640E-5M100C  | 640  | 1.2V           | 74   | -5    | csBGA   | 100  | COM   |
| LCMXO640E-3T144C  | 640  | 1.2V           | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO640E-4T144C  | 640  | 1.2V           | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO640E-5T144C  | 640  | 1.2V           | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO640E-3M132C  | 640  | 1.2V           | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO640E-4M132C  | 640  | 1.2V           | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO640E-5M132C  | 640  | 1.2V           | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO640E-3B256C  | 640  | 1.2V           | 159  | -3    | caBGA   | 256  | COM   |
| LCMXO640E-4B256C  | 640  | 1.2V           | 159  | -4    | caBGA   | 256  | COM   |
| LCMXO640E-5B256C  | 640  | 1.2V           | 159  | -5    | caBGA   | 256  | COM   |
| LCMXO640E-3FT256C | 640  | 1.2V           | 159  | -3    | ftBGA   | 256  | COM   |
| LCMXO640E-4FT256C | 640  | 1.2V           | 159  | -4    | ftBGA   | 256  | COM   |
| LCMXO640E-5FT256C | 640  | 1.2V           | 159  | -5    | ftBGA   | 256  | COM   |