



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                         |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                  |
| Number of LABs/CLBs            | 80                                                                                                                                                                      |
| Number of Logic Elements/Cells | 640                                                                                                                                                                     |
| Total RAM Bits                 | -                                                                                                                                                                       |
| Number of I/O                  | 113                                                                                                                                                                     |
| Number of Gates                | -                                                                                                                                                                       |
| Voltage - Supply               | 1.71V ~ 3.465V                                                                                                                                                          |
| Mounting Type                  | Surface Mount                                                                                                                                                           |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                      |
| Package / Case                 | 144-LQFP                                                                                                                                                                |
| Supplier Device Package        | 144-TQFP (20x20)                                                                                                                                                        |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-4tn144i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640c-4tn144i</a> |

## Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.


The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU). There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the signals associated with each Slice.

**Figure 2-5. Slice Diagram**



**Notes:**

Some inter-Slice signals are not shown.

\* Only PFUs at the edges have fast connections to the I/O cell.

**Table 2-1. Slice Signal Descriptions**

| Function | Type             | Signal Names   | Description                                                          |
|----------|------------------|----------------|----------------------------------------------------------------------|
| Input    | Data signal      | A0, B0, C0, D0 | Inputs to LUT4                                                       |
| Input    | Data signal      | A1, B1, C1, D1 | Inputs to LUT4                                                       |
| Input    | Multi-purpose    | M0/M1          | Multipurpose Input                                                   |
| Input    | Control signal   | CE             | Clock Enable                                                         |
| Input    | Control signal   | LSR            | Local Set/Reset                                                      |
| Input    | Control signal   | CLK            | System Clock                                                         |
| Input    | Inter-PFU signal | FCIN           | Fast Carry In <sup>1</sup>                                           |
| Output   | Data signals     | F0, F1         | LUT4 output register bypass signals                                  |
| Output   | Data signals     | Q0, Q1         | Register Outputs                                                     |
| Output   | Data signals     | OFX0           | Output of a LUT5 MUX                                                 |
| Output   | Data signals     | OFX1           | Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the Slice |
| Output   | Inter-PFU signal | FCO            | Fast Carry Out <sup>1</sup>                                          |

1. See Figure 2-4 for connection details.

2. Requires two PFUs.

## Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

**Table 2-2. Slice Modes**

|           | Logic              | Ripple                | RAM     | ROM          |
|-----------|--------------------|-----------------------|---------|--------------|
| PFU Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | SP 16x2 | ROM 16x1 x 2 |
| PFF Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | N/A     | ROM 16x1 x 2 |

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

**Table 2-3. Number of Slices Required For Implementing Distributed RAM**

|                  | SPR16x2 | DPR16x2 |
|------------------|---------|---------|
| Number of Slices | 1       | 2       |

Note: SPR = Single Port RAM, DPR = Dual Port RAM

**Table 2-5. PLL Signal Descriptions**

| Signal       | I/O | Description                                                                                                 |
|--------------|-----|-------------------------------------------------------------------------------------------------------------|
| CLKI         | I   | Clock input from external pin or routing                                                                    |
| CLKFB        | I   | PLL feedback input from PLL output, clock net, routing/external pin or internal feedback from CLKINTFB port |
| RST          | I   | "1" to reset the input clock divider                                                                        |
| CLKOS        | O   | PLL output clock to clock tree (phase shifted/duty cycle changed)                                           |
| CLKOP        | O   | PLL output clock to clock tree (No phase shift)                                                             |
| CLKOK        | O   | PLL output to clock tree through secondary clock divider                                                    |
| LOCK         | O   | "1" indicates PLL LOCK to CLKI                                                                              |
| CLKINTFB     | O   | Internal feedback source, CLKOP divider output before CLOCKTREE                                             |
| DDAMODE      | I   | Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static)                                |
| DDAIZR       | I   | Dynamic Delay Zero. "1": delay = 0, "0": delay = on                                                         |
| DDAILAG      | I   | Dynamic Delay Lag/Lead. "1": Lag, "0": Lead                                                                 |
| DDAIDEL[2:0] | I   | Dynamic Delay Input                                                                                         |

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

## sysMEM Memory

The MachXO1200 and MachXO2280 devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

**Table 2-6. sysMEM Block Configurations**

| Memory Mode      | Configurations                                                           |
|------------------|--------------------------------------------------------------------------|
| Single Port      | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18<br>256 x 36 |
| True Dual Port   | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18             |
| Pseudo Dual Port | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18<br>256 x 36 |
| FIFO             | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18<br>256 x 36 |

of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

## 2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to  $V_{CCIO}$ . The I/O pins will maintain the blank configuration until  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$  have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The  $V_{CC}$  and  $V_{CCAUX}$  supply the power to the FPGA core fabric, whereas the  $V_{CCIO}$  supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore,  $V_{CCIO}$  supplies should be powered up before or together with the  $V_{CC}$  and  $V_{CCAUX}$  supplies

### Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.

**Table 2-8. I/O Support Device by Device**

|                                             | MachXO256                                                             | MachXO640                                                             | MachXO1200                                                                                                                                                  | MachXO2280                                                                                                                                                  |
|---------------------------------------------|-----------------------------------------------------------------------|-----------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Number of I/O Banks                         | 2                                                                     | 4                                                                     | 8                                                                                                                                                           | 8                                                                                                                                                           |
| Type of Input Buffers                       | Single-ended<br>(all I/O Banks)                                       | Single-ended<br>(all I/O Banks)                                       | Single-ended<br>(all I/O Banks)<br><br>Differential Receivers<br>(all I/O Banks)                                                                            | Single-ended<br>(all I/O Banks)<br><br>Differential Receivers<br>(all I/O Banks)                                                                            |
| Types of Output Buffers                     | Single-ended buffers<br>with complementary<br>outputs (all I/O Banks) | Single-ended buffers<br>with complementary<br>outputs (all I/O Banks) | Single-ended buffers<br>with complementary<br>outputs (all I/O Banks)<br><br>Differential buffers with<br>true LVDS outputs (50%<br>on left and right side) | Single-ended buffers<br>with complementary<br>outputs (all I/O Banks)<br><br>Differential buffers with<br>true LVDS outputs (50%<br>on left and right side) |
| Differential Output<br>Emulation Capability | All I/O Banks                                                         | All I/O Banks                                                         | All I/O Banks                                                                                                                                               | All I/O Banks                                                                                                                                               |
| PCI Support                                 | No                                                                    | No                                                                    | Top side only                                                                                                                                               | Top side only                                                                                                                                               |

**Table 2-9. Supported Input Standards**

| Input Standard                                                                   | VCCIO (Typ.) |      |      |      |      |
|----------------------------------------------------------------------------------|--------------|------|------|------|------|
|                                                                                  | 3.3V         | 2.5V | 1.8V | 1.5V | 1.2V |
| <b>Single Ended Interfaces</b>                                                   |              |      |      |      |      |
| LVTTL                                                                            | Yes          | Yes  | Yes  | Yes  | Yes  |
| LVC MOS33                                                                        | Yes          | Yes  | Yes  | Yes  | Yes  |
| LVC MOS25                                                                        | Yes          | Yes  | Yes  | Yes  | Yes  |
| LVC MOS18                                                                        |              |      | Yes  |      |      |
| LVC MOS15                                                                        |              |      |      | Yes  |      |
| LVC MOS12                                                                        | Yes          | Yes  | Yes  | Yes  | Yes  |
| PCI <sup>1</sup>                                                                 | Yes          |      |      |      |      |
| <b>Differential Interfaces</b>                                                   |              |      |      |      |      |
| BLVDS <sup>2</sup> , LVDS <sup>2</sup> , LVPECL <sup>2</sup> , RSDS <sup>2</sup> | Yes          | Yes  | Yes  | Yes  | Yes  |

1. Top Banks of MachXO1200 and MachXO2280 devices only.

2. MachXO1200 and MachXO2280 devices only.

Figure 2-18. MachXO2280 Banks





Figure 2-19. MachXO1200 Banks



### Absolute Maximum Ratings<sup>1, 2, 3</sup>

|                                                        | LCMXO E (1.2V) | LCMXO C (1.8V/2.5V/3.3V) |
|--------------------------------------------------------|----------------|--------------------------|
| Supply Voltage $V_{CC}$ . . . . .                      | -0.5 to 1.32V  | -0.5 to 3.75V            |
| Supply Voltage $V_{CCAUX}$ . . . . .                   | -0.5 to 3.75V  | -0.5 to 3.75V            |
| Output Supply Voltage $V_{CCIO}$ . . . . .             | -0.5 to 3.75V  | -0.5 to 3.75V            |
| I/O Tristate Voltage Applied <sup>4</sup> . . . . .    | -0.5 to 3.75V  | -0.5 to 3.75V            |
| Dedicated Input Voltage Applied <sup>4</sup> . . . . . | -0.5 to 3.75V  | -0.5 to 4.25V            |
| Storage Temperature (ambient) . . . . .                | -65 to 150°C   | -65 to 150°C             |
| Junction Temp. (Tj) . . . . .                          | +125°C         | +125°C                   |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. Overshoot and undershoot of -2V to ( $V_{IHMAX} + 2$ ) volts is permitted for a duration of <20ns.

### Recommended Operating Conditions<sup>1</sup>


| Symbol          | Parameter                                           | Min.  | Max.  | Units |
|-----------------|-----------------------------------------------------|-------|-------|-------|
| $V_{CC}$        | Core Supply Voltage for 1.2V Devices                | 1.14  | 1.26  | V     |
|                 | Core Supply Voltage for 1.8V/2.5V/3.3V Devices      | 1.71  | 3.465 | V     |
| $V_{CCAUX}^3$   | Auxiliary Supply Voltage                            | 3.135 | 3.465 | V     |
| $V_{CCIO}^2$    | I/O Driver Supply Voltage                           | 1.14  | 3.465 | V     |
| $t_{JCOM}$      | Junction Temperature Commercial Operation           | 0     | +85   | °C    |
| $t_{JIND}$      | Junction Temperature Industrial Operation           | -40   | 100   | °C    |
| $t_{JFLASHCOM}$ | Junction Temperature, Flash Programming, Commercial | 0     | +85   | °C    |
| $t_{JFLASHIND}$ | Junction Temperature, Flash Programming, Industrial | -40   | 100   | °C    |

1. Like power supplies must be tied together. For example, if  $V_{CCIO}$  and  $V_{CC}$  are both 2.5V, they must also be the same supply. 3.3V  $V_{CCIO}$  and 1.2V  $V_{CCIO}$  should be tied to  $V_{CCAUX}$  or 1.2V  $V_{CC}$  respectively.
2. See recommended voltages by I/O standard in subsequent table.
3.  $V_{CC}$  must reach minimum  $V_{CC}$  value before  $V_{CCAUX}$  reaches 2.5V.

### MachXO Programming/Erase Specifications

| Symbol          | Parameter                                    | Min. | Max.   | Units  |
|-----------------|----------------------------------------------|------|--------|--------|
| $N_{PROG}CYC$   | Flash Programming Cycles per $t_{RETENTION}$ |      | 1,000  | Cycles |
|                 | Flash Functional Programming Cycles          |      | 10,000 | Cycles |
| $t_{RETENTION}$ | Data Retention at 125° Junction Temperature  | 10   |        | Years  |


**Figure 3-5. JTAG Port Timing Waveforms**



## Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

**Figure 3-6. Output Test Load, LVTTTL and LVCMOS Standards**



**Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces**

| Test Condition                              | $R_1$    | $C_L$ | Timing Ref.               | $V_T$    |
|---------------------------------------------|----------|-------|---------------------------|----------|
| LVTTTL and LVCMOS settings (L -> H, H -> L) | $\infty$ | 0pF   | LVTTTL, LVCMOS 3.3 = 1.5V | —        |
|                                             |          |       | LVCMOS 2.5 = $V_{CCIO}/2$ | —        |
|                                             |          |       | LVCMOS 1.8 = $V_{CCIO}/2$ | —        |
|                                             |          |       | LVCMOS 1.5 = $V_{CCIO}/2$ | —        |
|                                             |          |       | LVCMOS 1.2 = $V_{CCIO}/2$ | —        |
| LVTTTL and LVCMOS 3.3 (Z -> H)              | 188      | 0pF   | 1.5                       | $V_{OL}$ |
| LVTTTL and LVCMOS 3.3 (Z -> L)              |          |       |                           | $V_{OH}$ |
| Other LVCMOS (Z -> H)                       |          |       | $V_{CCIO}/2$              | $V_{OL}$ |
| Other LVCMOS (Z -> L)                       |          |       | $V_{CCIO}/2$              | $V_{OH}$ |
| LVTTTL + LVCMOS (H -> Z)                    |          |       | $V_{OH} - 0.15$           | $V_{OL}$ |
| LVTTTL + LVCMOS (L -> Z)                    |          |       | $V_{OL} - 0.15$           | $V_{OH}$ |

Note: Output test conditions for all other interfaces are determined by the respective standards.

### Pin Information Summary

| Pin Type                                |       | LCMXO256C/E |           | LCMXO640C/E |          |           |           |                       |
|-----------------------------------------|-------|-------------|-----------|-------------|----------|-----------|-----------|-----------------------|
|                                         |       | 100 TQFP    | 100 csBGA | 100 TQFP    | 144 TQFP | 100 csBGA | 132 csBGA | 256 caBGA / 256 ftBGA |
| Single Ended User I/O                   |       | 78          | 78        | 74          | 113      | 74        | 101       | 159                   |
| Differential Pair User I/O <sup>1</sup> |       | 38          | 38        | 17          | 43       | 17        | 42        | 79                    |
| Muxed                                   |       | 6           | 6         | 6           | 6        | 6         | 6         | 6                     |
| TAP                                     |       | 4           | 4         | 4           | 4        | 4         | 4         | 4                     |
| Dedicated (Total Without Supplies)      |       | 5           | 5         | 5           | 5        | 5         | 5         | 5                     |
| VCC                                     |       | 2           | 2         | 2           | 4        | 2         | 4         | 4                     |
| VCCAUX                                  |       | 1           | 1         | 1           | 2        | 1         | 2         | 2                     |
| VCCIO                                   | Bank0 | 3           | 3         | 2           | 2        | 2         | 2         | 4                     |
|                                         | Bank1 | 3           | 3         | 2           | 2        | 2         | 2         | 4                     |
|                                         | Bank2 | —           | —         | 2           | 2        | 2         | 2         | 4                     |
|                                         | Bank3 | —           | —         | 2           | 2        | 2         | 2         | 4                     |
| GND                                     |       | 8           | 8         | 10          | 12       | 10        | 12        | 18                    |
| NC                                      |       | 0           | 0         | 0           | 0        | 0         | 0         | 52                    |
| Single Ended/Differential I/O per Bank  | Bank0 | 41/20       | 41/20     | 18/5        | 29/10    | 18/5      | 26/11     | 42/21                 |
|                                         | Bank1 | 37/18       | 37/18     | 21/4        | 30/11    | 21/4      | 27/12     | 40/20                 |
|                                         | Bank2 | —           | —         | 14/2        | 24/9     | 14/2      | 21/9      | 36/18                 |
|                                         | Bank3 | —           | —         | 21/6        | 30/13    | 21/6      | 27/10     | 40/20                 |

1. These devices support emulated LVDS outputs. LVDS inputs are not supported.

| Pin Type                                |       | LCMXO1200C/E |          |           |                       | LCMXO2280C/E |          |           |                       |           |
|-----------------------------------------|-------|--------------|----------|-----------|-----------------------|--------------|----------|-----------|-----------------------|-----------|
|                                         |       | 100 TQFP     | 144 TQFP | 132 csBGA | 256 caBGA / 256 ftBGA | 100 TQFP     | 144 TQFP | 132 csBGA | 256 caBGA / 256 ftBGA | 324 ftBGA |
| Single Ended User I/O                   |       | 73           | 113      | 101       | 211                   | 73           | 113      | 101       | 211                   | 271       |
| Differential Pair User I/O <sup>1</sup> |       | 27           | 48       | 42        | 105                   | 30           | 47       | 41        | 105                   | 134       |
| Muxed                                   |       | 6            | 6        | 6         | 6                     | 6            | 6        | 6         | 6                     | 6         |
| TAP                                     |       | 4            | 4        | 4         | 4                     | 4            | 4        | 4         | 4                     | 4         |
| Dedicated (Total Without Supplies)      |       | 5            | 5        | 5         | 5                     | 5            | 5        | 5         | 5                     | 5         |
| VCC                                     |       | 4            | 4        | 4         | 4                     | 2            | 4        | 4         | 4                     | 6         |
| VCCAUX                                  |       | 2            | 2        | 2         | 2                     | 2            | 2        | 2         | 2                     | 2         |
| VCCIO                                   | Bank0 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank1 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank2 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank3 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank4 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank5 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank6 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
|                                         | Bank7 | 1            | 1        | 1         | 2                     | 1            | 1        | 1         | 2                     | 2         |
| GND                                     |       | 8            | 12       | 12        | 18                    | 8            | 12       | 12        | 18                    | 24        |
| NC                                      |       | 0            | 0        | 0         | 0                     | 0            | 0        | 0         | 0                     | 0         |
| Single Ended/Differential I/O per Bank  | Bank0 | 10/3         | 14/6     | 13/5      | 26/13                 | 9/3          | 13/6     | 12/5      | 24/12                 | 34/17     |
|                                         | Bank1 | 8/2          | 15/7     | 13/5      | 28/14                 | 9/3          | 16/7     | 14/5      | 30/15                 | 36/18     |
|                                         | Bank2 | 10/4         | 15/7     | 13/6      | 26/13                 | 10/4         | 15/7     | 13/6      | 26/13                 | 34/17     |
|                                         | Bank3 | 11/5         | 15/7     | 14/7      | 28/14                 | 11/5         | 15/7     | 14/7      | 28/14                 | 34/17     |
|                                         | Bank4 | 8/3          | 14/5     | 13/5      | 27/13                 | 8/3          | 14/4     | 13/4      | 29/14                 | 35/17     |
|                                         | Bank5 | 5/2          | 10/4     | 8/2       | 22/11                 | 5/2          | 10/4     | 8/2       | 20/10                 | 30/15     |
|                                         | Bank6 | 10/3         | 15/6     | 13/6      | 28/14                 | 10/4         | 15/6     | 13/6      | 28/14                 | 34/17     |
|                                         | Bank7 | 11/5         | 15/6     | 14/6      | 26/13                 | 11/5         | 15/6     | 14/6      | 26/13                 | 34/17     |

1. These devices support on-chip LVDS buffers for left and right I/O Banks.

**LCMX0256 and LCMX0640 Logic Signal Connections: 100 TQFP**

| Pin Number | LCMX0256      |      |               |              | LCMX0640      |      |               |              |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
|            | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 1          | PL2A          | 1    |               | T            | PL2A          | 3    |               | T            |
| 2          | PL2B          | 1    |               | C            | PL2C          | 3    |               | T            |
| 3          | PL3A          | 1    |               | T            | PL2B          | 3    |               | C            |
| 4          | PL3B          | 1    |               | C            | PL2D          | 3    |               | C            |
| 5          | PL3C          | 1    |               | T            | PL3A          | 3    |               | T            |
| 6          | PL3D          | 1    |               | C            | PL3B          | 3    |               | C            |
| 7          | PL4A          | 1    |               | T            | PL3C          | 3    |               | T            |
| 8          | PL4B          | 1    |               | C            | PL3D          | 3    |               | C            |
| 9          | PL5A          | 1    |               | T            | PL4A          | 3    |               |              |
| 10         | VCCIO1        | 1    |               |              | VCCIO3        | 3    |               |              |
| 11         | PL5B          | 1    |               | C            | PL4C          | 3    |               | T            |
| 12         | GNDIO1        | 1    |               |              | GNDIO3        | 3    |               |              |
| 13         | PL5C          | 1    |               | T            | PL4D          | 3    |               | C            |
| 14         | PL5D          | 1    | GSRN          | C            | PL5B          | 3    | GSRN          |              |
| 15         | PL6A          | 1    |               | T            | PL7B          | 3    |               |              |
| 16         | PL6B          | 1    | TSALL         | C            | PL8C          | 3    | TSALL         | T            |
| 17         | PL7A          | 1    |               | T            | PL8D          | 3    |               | C            |
| 18         | PL7B          | 1    |               | C            | PL9A          | 3    |               |              |
| 19         | PL7C          | 1    |               | T            | PL9C          | 3    |               |              |
| 20         | PL7D          | 1    |               | C            | PL10A         | 3    |               |              |
| 21         | PL8A          | 1    |               | T            | PL10C         | 3    |               |              |
| 22         | PL8B          | 1    |               | C            | PL11A         | 3    |               |              |
| 23         | PL9A          | 1    |               | T            | PL11C         | 3    |               |              |
| 24         | VCCIO1        | 1    |               |              | VCCIO3        | 3    |               |              |
| 25         | GNDIO1        | 1    |               |              | GNDIO3        | 3    |               |              |
| 26         | TMS           | 1    | TMS           |              | TMS           | 2    | TMS           |              |
| 27         | PL9B          | 1    |               | C            | PB2C          | 2    |               |              |
| 28         | TCK           | 1    | TCK           |              | TCK           | 2    | TCK           |              |
| 29         | PB2A          | 1    |               | T            | VCCIO2        | 2    |               |              |
| 30         | PB2B          | 1    |               | C            | GNDIO2        | 2    |               |              |
| 31         | TDO           | 1    | TDO           |              | TDO           | 2    | TDO           |              |
| 32         | PB2C          | 1    |               | T            | PB4C          | 2    |               |              |
| 33         | TDI           | 1    | TDI           |              | TDI           | 2    | TDI           |              |
| 34         | PB2D          | 1    |               | C            | PB4E          | 2    |               |              |
| 35         | VCC           | -    |               |              | VCC           | -    |               |              |
| 36         | PB3A          | 1    | PCLK1_1**     | T            | PB5B          | 2    | PCLK2_1**     |              |
| 37         | PB3B          | 1    |               | C            | PB5D          | 2    |               |              |
| 38         | PB3C          | 1    | PCLK1_0**     | T            | PB6B          | 2    | PCLK2_0**     |              |
| 39         | PB3D          | 1    |               | C            | PB6C          | 2    |               |              |
| 40         | GND           | -    |               |              | GND           | -    |               |              |
| 41         | VCCIO1        | 1    |               |              | VCCIO2        | 2    |               |              |
| 42         | GNDIO1        | 1    |               |              | GNDIO2        | 2    |               |              |

**LCMX0256 and LCMX0640 Logic Signal Connections: 100 csBGA (Cont.)**

| LCMX0256    |               |      |               |              | LCMX0640    |               |      |               |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| P13         | PB5A          | 1    |               |              | P13         | PB9C          | 2    |               | T            |
| M12*        | SLEEPN        | -    | SLEEPN        |              | M12*        | SLEEPN        | -    | SLEEPN        |              |
| P14         | PB5C          | 1    |               | T            | P14         | PB9D          | 2    |               | C            |
| N13         | PB5D          | 1    |               | C            | N13         | PB9F          | 2    |               |              |
| N14         | PR9B          | 0    |               | C            | N14         | PR11D         | 1    |               | C            |
| M14         | PR9A          | 0    |               | T            | M14         | PR11B         | 1    |               | C            |
| L13         | PR8B          | 0    |               | C            | L13         | PR11C         | 1    |               | T            |
| L14         | PR8A          | 0    |               | T            | L14         | PR11A         | 1    |               | T            |
| M13         | PR7D          | 0    |               | C            | M13         | PR10D         | 1    |               | C            |
| K14         | PR7C          | 0    |               | T            | K14         | PR10C         | 1    |               | T            |
| K13         | PR7B          | 0    |               | C            | K13         | PR10B         | 1    |               | C            |
| J14         | PR7A          | 0    |               | T            | J14         | PR10A         | 1    |               | T            |
| J13         | PR6B          | 0    |               | C            | J13         | PR9D          | 1    |               |              |
| H13         | PR6A          | 0    |               | T            | H13         | PR9B          | 1    |               |              |
| G14         | GNDIO0        | 0    |               |              | G14         | GNDIO1        | 1    |               |              |
| G13         | PR5D          | 0    |               | C            | G13         | PR7B          | 1    |               |              |
| F14         | PR5C          | 0    |               | T            | F14         | PR6C          | 1    |               |              |
| F13         | PR5B          | 0    |               | C            | F13         | PR6B          | 1    |               |              |
| E14         | PR5A          | 0    |               | T            | E14         | PR5D          | 1    |               |              |
| E13         | PR4B          | 0    |               | C            | E13         | PR5B          | 1    |               |              |
| D14         | PR4A          | 0    |               | T            | D14         | PR4D          | 1    |               |              |
| D13         | PR3D          | 0    |               | C            | D13         | PR4B          | 1    |               |              |
| C14         | PR3C          | 0    |               | T            | C14         | PR3D          | 1    |               |              |
| C13         | PR3B          | 0    |               | C            | C13         | PR3B          | 1    |               |              |
| B14         | PR3A          | 0    |               | T            | B14         | PR2D          | 1    |               |              |
| C12         | PR2B          | 0    |               | C            | C12         | PR2B          | 1    |               |              |
| B13         | GNDIO0        | 0    |               |              | B13         | GNDIO1        | 1    |               |              |
| A13         | PR2A          | 0    |               | T            | A13         | PT9F          | 0    |               | C            |
| A12         | PT5C          | 0    |               |              | A12         | PT9E          | 0    |               | T            |
| B11         | PT5B          | 0    |               | C            | B11         | PT9C          | 0    |               |              |
| A11         | PT5A          | 0    |               | T            | A11         | PT9A          | 0    |               |              |
| B12         | PT4F          | 0    |               | C            | B12         | VCCIO0        | 0    |               |              |
| A10         | PT4E          | 0    |               | T            | A10         | GNDIO0        | 0    |               |              |
| B10         | PT4D          | 0    |               | C            | B10         | PT7E          | 0    |               |              |
| A9          | PT4C          | 0    |               | T            | A9          | PT7A          | 0    |               |              |
| A8          | PT4B          | 0    | PCLK0_1**     | C            | A8          | PT6B          | 0    | PCLK0_1**     |              |
| B8          | PT4A          | 0    | PCLK0_0**     | T            | B8          | PT5B          | 0    | PCLK0_0**     | C            |
| A7          | PT3D          | 0    |               | C            | A7          | PT5A          | 0    |               | T            |
| B7          | VCCAUX        | -    |               |              | B7          | VCCAUX        | -    |               |              |
| A6          | PT3C          | 0    |               | T            | A6          | PT4F          | 0    |               |              |
| B6          | VCC           | -    |               |              | B6          | VCC           | -    |               |              |
| A5          | PT3B          | 0    |               | C            | A5          | PT3F          | 0    |               |              |

## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA

| LCMXO640    |               |      |               |              | LCMXO1200   |               |      |               |              | LCMXO2280   |               |      |                |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|----------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function  | Differential |
| GND         | GNDIO3        | 3    |               |              | GND         | GNDIO7        | 7    |               |              | GND         | GNDIO7        | 7    |                |              |
| VCCIO3      | VCCIO3        | 3    |               |              | VCCIO7      | VCCIO7        | 7    |               |              | VCCIO7      | VCCIO7        | 7    |                |              |
| E4          | NC            |      |               |              | E4          | PL2A          | 7    |               | T            | E4          | PL2A          | 7    | LUM0_PLLT_FB_A | T            |
| E5          | NC            |      |               |              | E5          | PL2B          | 7    |               | C            | E5          | PL2B          | 7    | LUM0_PLLC_FB_A | C            |
| F5          | NC            |      |               |              | F5          | PL3A          | 7    |               | T*           | F5          | PL3A          | 7    |                | T*           |
| F6          | NC            |      |               |              | F6          | PL3B          | 7    |               | C*           | F6          | PL3B          | 7    |                | C*           |
| F3          | PL3A          | 3    |               | T            | F3          | PL3C          | 7    |               | T            | F3          | PL3C          | 7    | LUM0_PLLT_IN_A | T            |
| F4          | PL3B          | 3    |               | C            | F4          | PL3D          | 7    |               | C            | F4          | PL3D          | 7    | LUM0_PLLC_IN_A | C            |
| E3          | PL2C          | 3    |               | T            | E3          | PL4A          | 7    |               | T*           | E3          | PL4A          | 7    |                | T*           |
| E2          | PL2D          | 3    |               | C            | E2          | PL4B          | 7    |               | C*           | E2          | PL4B          | 7    |                | C*           |
| C3          | NC            |      |               |              | C3          | PL4C          | 7    |               | T            | C3          | PL4C          | 7    |                | T            |
| C2          | NC            |      |               |              | C2          | PL4D          | 7    |               | C            | C2          | PL4D          | 7    |                | C            |
| B1          | PL2A          | 3    |               | T            | B1          | PL5A          | 7    |               | T*           | B1          | PL5A          | 7    |                | T*           |
| C1          | PL2B          | 3    |               | C            | C1          | PL5B          | 7    |               | C*           | C1          | PL5B          | 7    |                | C*           |
| VCCIO3      | VCCIO3        | 3    |               |              | VCCIO7      | VCCIO7        | 7    |               |              | VCCIO7      | VCCIO7        | 7    |                |              |
| GND         | GNDIO3        | 3    |               |              | GND         | GNDIO7        | 7    |               |              | GND         | GNDIO7        | 7    |                |              |
| D2          | PL3C          | 3    |               | T            | D2          | PL5C          | 7    |               | T            | D2          | PL6C          | 7    |                | T            |
| D1          | PL3D          | 3    |               | C            | D1          | PL5D          | 7    |               | C            | D1          | PL6D          | 7    |                | C            |
| F2          | PL5A          | 3    |               | T            | F2          | PL6A          | 7    |               | T*           | F2          | PL7A          | 7    |                | T*           |
| G2          | PL5B          | 3    | GSRN          | C            | G2          | PL6B          | 7    | GSRN          | C*           | G2          | PL7B          | 7    | GSRN           | C*           |
| E1          | PL4A          | 3    |               | T            | E1          | PL6C          | 7    |               | T            | E1          | PL7C          | 7    |                | T            |
| F1          | PL4B          | 3    |               | C            | F1          | PL6D          | 7    |               | C            | F1          | PL7D          | 7    |                | C            |
| G4          | NC            |      |               |              | G4          | PL7A          | 7    |               | T*           | G4          | PL8A          | 7    |                | T*           |
| G5          | NC            |      |               |              | G5          | PL7B          | 7    |               | C*           | G5          | PL8B          | 7    |                | C*           |
| GND         | GND           | -    |               |              | GND         | GND           | -    |               |              | GND         | GND           | -    |                |              |
| G3          | PL4C          | 3    |               | T            | G3          | PL7C          | 7    |               | T            | G3          | PL8C          | 7    |                | T            |
| H3          | PL4D          | 3    |               | C            | H3          | PL7D          | 7    |               | C            | H3          | PL8D          | 7    |                | C            |
| H4          | NC            |      |               |              | H4          | PL8A          | 7    |               | T*           | H4          | PL9A          | 7    |                | T*           |
| H5          | NC            |      |               |              | H5          | PL8B          | 7    |               | C*           | H5          | PL9B          | 7    |                | C*           |
| -           | -             |      |               |              | VCCIO7      | VCCIO7        | 7    |               |              | VCCIO7      | VCCIO7        | 7    |                |              |
| -           | -             |      |               |              | GND         | GNDIO7        | 7    |               |              | GND         | GNDIO7        | 7    |                |              |
| G1          | PL5C          | 3    |               | T            | G1          | PL8C          | 7    |               | T            | G1          | PL10C         | 7    |                | T            |
| H1          | PL5D          | 3    |               | C            | H1          | PL8D          | 7    |               | C            | H1          | PL10D         | 7    |                | C            |
| H2          | PL6A          | 3    |               | T            | H2          | PL9A          | 6    |               | T*           | H2          | PL11A         | 6    |                | T*           |
| J2          | PL6B          | 3    |               | C            | J2          | PL9B          | 6    |               | C*           | J2          | PL11B         | 6    |                | C*           |
| J3          | PL7C          | 3    |               | T            | J3          | PL9C          | 6    |               | T            | J3          | PL11C         | 6    |                | T            |
| K3          | PL7D          | 3    |               | C            | K3          | PL9D          | 6    |               | C            | K3          | PL11D         | 6    |                | C            |
| J1          | PL6C          | 3    |               | T            | J1          | PL10A         | 6    |               | T*           | J1          | PL12A         | 6    |                | T*           |
| -           | -             |      |               |              | VCCIO6      | VCCIO6        | 6    |               |              | VCCIO6      | VCCIO6        | 6    |                |              |
| -           | -             |      |               |              | GND         | GNDIO6        | 6    |               |              | GND         | GNDIO6        | 6    |                |              |
| K1          | PL6D          | 3    |               | C            | K1          | PL10B         | 6    |               | C*           | K1          | PL12B         | 6    |                | C*           |
| K2          | PL9A          | 3    |               | T            | K2          | PL10C         | 6    |               | T            | K2          | PL12C         | 6    |                | T            |
| L2          | PL9B          | 3    |               | C            | L2          | PL10D         | 6    |               | C            | L2          | PL12D         | 6    |                | C            |
| L1          | PL7A          | 3    |               | T            | L1          | PL11A         | 6    |               | T*           | L1          | PL13A         | 6    |                | T*           |
| M1          | PL7B          | 3    |               | C            | M1          | PL11B         | 6    |               | C*           | M1          | PL13B         | 6    |                | C*           |
| P1          | PL8D          | 3    |               | C            | P1          | PL11D         | 6    |               | C            | P1          | PL14D         | 6    |                | C            |
| N1          | PL8C          | 3    | TSALL         | T            | N1          | PL11C         | 6    | TSALL         | T            | N1          | PL14C         | 6    | TSALL          | T            |
| L3          | PL10A         | 3    |               | T            | L3          | PL12A         | 6    |               | T*           | L3          | PL15A         | 6    |                | T*           |
| M3          | PL10B         | 3    |               | C            | M3          | PL12B         | 6    |               | C*           | M3          | PL15B         | 6    |                | C*           |
| M2          | PL9C          | 3    |               | T            | M2          | PL12C         | 6    |               | T            | M2          | PL15C         | 6    |                | T            |
| N2          | PL9D          | 3    |               | C            | N2          | PL12D         | 6    |               | C            | N2          | PL15D         | 6    |                | C            |
| VCCIO3      | VCCIO3        | 3    |               |              | VCCIO6      | VCCIO6        | 6    |               |              | VCCIO6      | VCCIO6        | 6    |                |              |
| GND         | GNDIO3        | 3    |               |              | GND         | GNDIO6        | 6    |               |              | GND         | GNDIO6        | 6    |                |              |

## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

| LCMXO640    |               |      |               |              | LCMXO1200   |               |      |               |              | LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| E11         | NC            |      |               |              | E11         | PT10D         | 1    |               | C            | E11         | PT15B         | 1    |               | C            |
| E10         | NC            |      |               |              | E10         | PT10C         | 1    |               | T            | E10         | PT15A         | 1    |               | T            |
| D12         | PT9D          | 0    |               | C            | D12         | PT10B         | 1    |               | C            | D12         | PT14D         | 1    |               | C            |
| D11         | PT9C          | 0    |               | T            | D11         | PT10A         | 1    |               | T            | D11         | PT14C         | 1    |               | T            |
| A14         | PT7F          | 0    |               | C            | A14         | PT9F          | 1    |               | C            | A14         | PT14B         | 1    |               | C            |
| A13         | PT7E          | 0    |               | T            | A13         | PT9E          | 1    |               | T            | A13         | PT14A         | 1    |               | T            |
| C12         | PT8B          | 0    |               | C            | C12         | PT9D          | 1    |               | C            | C12         | PT13D         | 1    |               | C            |
| C11         | PT8A          | 0    |               | T            | C11         | PT9C          | 1    |               | T            | C11         | PT13C         | 1    |               | T            |
| -           | -             |      |               |              | VCCIO1      | VCCIO1        | 1    |               |              | VCCIO1      | VCCIO1        | 1    |               |              |
| -           | -             |      |               |              | GND         | GNDIO1        | 1    |               |              | GND         | GNDIO1        | 1    |               |              |
| B12         | PT7B          | 0    |               | C            | B12         | PT9B          | 1    |               | C            | B12         | PT12D         | 1    |               | C            |
| B11         | PT7A          | 0    |               | T            | B11         | PT9A          | 1    |               | T            | B11         | PT12C         | 1    |               | T            |
| A12         | PT7D          | 0    |               | C            | A12         | PT8F          | 1    |               | C            | A12         | PT12B         | 1    |               | C            |
| A11         | PT7C          | 0    |               | T            | A11         | PT8E          | 1    |               | T            | A11         | PT12A         | 1    |               | T            |
| GND         | GND           | -    |               |              | GND         | GND           | -    |               |              | GND         | GND           | -    |               |              |
| B10         | PT5D          | 0    |               | C            | B10         | PT8D          | 1    |               | C            | B10         | PT11B         | 1    |               | C            |
| B9          | PT5C          | 0    |               | T            | B9          | PT8C          | 1    |               | T            | B9          | PT11A         | 1    |               | T            |
| D10         | PT8D          | 0    |               | C            | D10         | PT8B          | 1    |               | C            | D10         | PT10F         | 1    |               | C            |
| D9          | PT8C          | 0    |               | T            | D9          | PT8A          | 1    |               | T            | D9          | PT10E         | 1    |               | T            |
| -           | -             |      |               |              | VCCIO1      | VCCIO1        | 1    |               |              | VCCIO1      | VCCIO1        | 1    |               |              |
| -           | -             |      |               |              | GND         | GNDIO1        | 1    |               |              | GND         | GNDIO1        | 1    |               |              |
| C10         | PT6D          | 0    |               | C            | C10         | PT7F          | 1    |               | C            | C10         | PT10D         | 1    |               | C            |
| C9          | PT6C          | 0    |               | T            | C9          | PT7E          | 1    |               | T            | C9          | PT10C         | 1    |               | T            |
| A9          | PT6B          | 0    | PCLK0_1***    | C            | A9          | PT7D          | 1    | PCLK1_1***    | C            | A9          | PT10B         | 1    | PCLK1_1***    | C            |
| A10         | PT6A          | 0    |               | T            | A10         | PT7C          | 1    |               | T            | A10         | PT10A         | 1    |               | T            |
| E9          | PT9B          | 0    |               | C            | E9          | PT7B          | 1    |               | C            | E9          | PT9D          | 1    |               | C            |
| E8          | PT9A          | 0    |               | T            | E8          | PT7A          | 1    |               | T            | E8          | PT9C          | 1    |               | T            |
| D7          | PT5B          | 0    | PCLK0_0***    | C            | D7          | PT6F          | 0    | PCLK1_0***    | C            | D7          | PT9B          | 1    | PCLK1_0***    | C            |
| D8          | PT5A          | 0    |               | T            | D8          | PT6E          | 0    |               | T            | D8          | PT9A          | 1    |               | T            |
| VCCIO0      | VCCIO0        | 0    |               |              | VCCIO0      | VCCIO0        | 0    |               |              | VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              | GND         | GNDIO0        | 0    |               |              | GND         | GNDIO0        | 0    |               |              |
| C8          | PT4F          | 0    |               | C            | C8          | PT6D          | 0    |               | C            | C8          | PT8D          | 0    |               | C            |
| B8          | PT4E          | 0    |               | T            | B8          | PT6C          | 0    |               | T            | B8          | PT8C          | 0    |               | T            |
| A8          | VCCAUX        | -    |               |              | A8          | VCCAUX        | -    |               |              | A8          | VCCAUX        | -    |               |              |
| A7          | PT4D          | 0    |               | C            | A7          | PT6B          | 0    |               | C            | A7          | PT7D          | 0    |               | C            |
| A6          | PT4C          | 0    |               | T            | A6          | PT6A          | 0    |               | T            | A6          | PT7C          | 0    |               | T            |
| VCC         | VCC           | -    |               |              | VCC         | VCC           | -    |               |              | VCC         | VCC           | -    |               |              |
| B7          | PT4B          | 0    |               | C            | B7          | PT5F          | 0    |               | C            | B7          | PT7B          | 0    |               | C            |
| B6          | PT4A          | 0    |               | T            | B6          | PT5E          | 0    |               | T            | B6          | PT7A          | 0    |               | T            |
| C6          | PT3C          | 0    |               | T            | C6          | PT5C          | 0    |               | T            | C6          | PT6A          | 0    |               | T            |
| C7          | PT3D          | 0    |               | C            | C7          | PT5D          | 0    |               | C            | C7          | PT6B          | 0    |               | C            |
| A5          | PT3E          | 0    |               | T            | A5          | PT5A          | 0    |               | T            | A5          | PT6C          | 0    |               | T            |
| A4          | PT3F          | 0    |               | C            | A4          | PT5B          | 0    |               | C            | A4          | PT6D          | 0    |               | C            |
| E7          | NC            |      |               |              | E7          | PT4C          | 0    |               | T            | E7          | PT6E          | 0    |               | T            |
| E6          | NC            |      |               |              | E6          | PT4D          | 0    |               | C            | E6          | PT6F          | 0    |               | C            |
| B5          | PT3B          | 0    |               | C            | B5          | PT3F          | 0    |               | C            | B5          | PT5D          | 0    |               | C            |
| B4          | PT3A          | 0    |               | T            | B4          | PT3E          | 0    |               | T            | B4          | PT5C          | 0    |               | T            |
| D5          | PT2D          | 0    |               | C            | D5          | PT3D          | 0    |               | C            | D5          | PT5B          | 0    |               | C            |
| D6          | PT2C          | 0    |               | T            | D6          | PT3C          | 0    |               | T            | D6          | PT5A          | 0    |               | T            |
| C4          | PT2E          | 0    |               | T            | C4          | PT4A          | 0    |               | T            | C4          | PT4A          | 0    |               | T            |
| C5          | PT2F          | 0    |               | C            | C5          | PT4B          | 0    |               | C            | C5          | PT4B          | 0    |               | C            |
| -           | -             | -    |               |              | -           | -             | -    |               |              | GND         | GND           | -    |               |              |
| D4          | NC            |      |               |              | D4          | PT2D          | 0    |               | C            | D4          | PT3D          | 0    |               | C            |

**LCMX02280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMX02280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| T2          | PL20B         | 6    |               | C            |
| P6          | TMS           | 5    | TMS           |              |
| V1          | PB2A          | 5    |               | T            |
| U2          | PB2B          | 5    |               | C            |
| T3          | PB2C          | 5    |               | T            |
| N7          | TCK           | 5    | TCK           |              |
| R4          | PB2D          | 5    |               | C            |
| R5          | PB3A          | 5    |               | T            |
| T4          | PB3B          | 5    |               | C            |
| VCC         | VCC           | -    |               |              |
| R6          | PB3C          | 5    |               | T            |
| P7          | PB3D          | 5    |               | C            |
| U3          | PB4A          | 5    |               | T            |
| T5          | PB4B          | 5    |               | C            |
| V2          | PB4C          | 5    |               | T            |
| N8          | TDO           | 5    | TDO           |              |
| V3          | PB4D          | 5    |               | C            |
| T6          | PB5A          | 5    |               | T            |
| GND         | GNDIO5        | 5    |               |              |
| VCCIO5      | VCCIO5        | 5    |               |              |
| U4          | PB5B          | 5    |               | C            |
| P8          | PB5C          | 5    |               | T            |
| T7          | PB5D          | 5    |               | C            |
| V4          | TDI           | 5    | TDI           |              |
| R8          | PB6A          | 5    |               | T            |
| N9          | PB6B          | 5    |               | C            |
| U5          | PB6C          | 5    |               | T            |
| V5          | PB6D          | 5    |               | C            |
| U6          | PB7A          | 5    |               | T            |
| VCC         | VCC           | -    |               |              |
| V6          | PB7B          | 5    |               | C            |
| P9          | PB7C          | 5    |               | T            |
| T8          | PB7D          | 5    |               | C            |
| U7          | PB8A          | 5    |               | T            |
| V7          | PB8B          | 5    |               | C            |
| M10         | VCCAUX        | -    |               |              |
| U8          | PB8C          | 5    |               | T            |
| V8          | PB8D          | 5    |               | C            |
| VCCIO5      | VCCIO5        | 5    |               |              |
| GND         | GNDIO5        | 5    |               |              |
| T9          | PB8E          | 5    |               | T            |
| U9          | PB8F          | 5    |               | C            |
| V9          | PB9A          | 4    |               | T            |

**LCMX02280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMX02280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| E13         | PT16D         | 1    |               | C            |
| C15         | PT16C         | 1    |               | T            |
| F13         | PT16B         | 1    |               | C            |
| D14         | PT16A         | 1    |               | T            |
| A18         | PT15D         | 1    |               | C            |
| B17         | PT15C         | 1    |               | T            |
| A16         | PT15B         | 1    |               | C            |
| A17         | PT15A         | 1    |               | T            |
| VCC         | VCC           | -    |               |              |
| D13         | PT14D         | 1    |               | C            |
| F12         | PT14C         | 1    |               | T            |
| C14         | PT14B         | 1    |               | C            |
| E12         | PT14A         | 1    |               | T            |
| C13         | PT13D         | 1    |               | C            |
| B16         | PT13C         | 1    |               | T            |
| B15         | PT13B         | 1    |               | C            |
| A15         | PT13A         | 1    |               | T            |
| VCCIO1      | VCCIO1        | 1    |               |              |
| GND         | GNDIO1        | 1    |               |              |
| B14         | PT12F         | 1    |               | C            |
| A14         | PT12E         | 1    |               | T            |
| D12         | PT12D         | 1    |               | C            |
| F11         | PT12C         | 1    |               | T            |
| B13         | PT12B         | 1    |               | C            |
| A13         | PT12A         | 1    |               | T            |
| C12         | PT11D         | 1    |               | C            |
| GND         | GND           | -    |               |              |
| B12         | PT11C         | 1    |               | T            |
| E11         | PT11B         | 1    |               | C            |
| D11         | PT11A         | 1    |               | T            |
| C11         | PT10F         | 1    |               | C            |
| A12         | PT10E         | 1    |               | T            |
| VCCIO1      | VCCIO1        | 1    |               |              |
| GND         | GNDIO1        | 1    |               |              |
| F10         | PT10D         | 1    |               | C            |
| D10         | PT10C         | 1    |               | T            |
| B11         | PT10B         | 1    | PCLK1_1***    | C            |
| A11         | PT10A         | 1    |               | T            |
| E10         | PT9D          | 1    |               | C            |
| C10         | PT9C          | 1    |               | T            |
| D9          | PT9B          | 1    | PCLK1_0***    | C            |
| E9          | PT9A          | 1    |               | T            |
| B10         | PT8F          | 0    |               | C            |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO2280C-3T100C  | 2280 | 1.8V/2.5V/3.3V | 73   | -3    | TQFP    | 100  | COM   |
| LCMXO2280C-4T100C  | 2280 | 1.8V/2.5V/3.3V | 73   | -4    | TQFP    | 100  | COM   |
| LCMXO2280C-5T100C  | 2280 | 1.8V/2.5V/3.3V | 73   | -5    | TQFP    | 100  | COM   |
| LCMXO2280C-3T144C  | 2280 | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO2280C-4T144C  | 2280 | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO2280C-5T144C  | 2280 | 1.8V/2.5V/3.3V | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO2280C-3M132C  | 2280 | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO2280C-4M132C  | 2280 | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO2280C-5M132C  | 2280 | 1.8V/2.5V/3.3V | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO2280C-3B256C  | 2280 | 1.8V/2.5V/3.3V | 211  | -3    | caBGA   | 256  | COM   |
| LCMXO2280C-4B256C  | 2280 | 1.8V/2.5V/3.3V | 211  | -4    | caBGA   | 256  | COM   |
| LCMXO2280C-5B256C  | 2280 | 1.8V/2.5V/3.3V | 211  | -5    | caBGA   | 256  | COM   |
| LCMXO2280C-3FT256C | 2280 | 1.8V/2.5V/3.3V | 211  | -3    | ftBGA   | 256  | COM   |
| LCMXO2280C-4FT256C | 2280 | 1.8V/2.5V/3.3V | 211  | -4    | ftBGA   | 256  | COM   |
| LCMXO2280C-5FT256C | 2280 | 1.8V/2.5V/3.3V | 211  | -5    | ftBGA   | 256  | COM   |
| LCMXO2280C-3FT324C | 2280 | 1.8V/2.5V/3.3V | 271  | -3    | ftBGA   | 324  | COM   |
| LCMXO2280C-4FT324C | 2280 | 1.8V/2.5V/3.3V | 271  | -4    | ftBGA   | 324  | COM   |
| LCMXO2280C-5FT324C | 2280 | 1.8V/2.5V/3.3V | 271  | -5    | ftBGA   | 324  | COM   |

| Part Number      | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO256E-3T100C | 256  | 1.2V           | 78   | -3    | TQFP    | 100  | COM   |
| LCMXO256E-4T100C | 256  | 1.2V           | 78   | -4    | TQFP    | 100  | COM   |
| LCMXO256E-5T100C | 256  | 1.2V           | 78   | -5    | TQFP    | 100  | COM   |
| LCMXO256E-3M100C | 256  | 1.2V           | 78   | -3    | csBGA   | 100  | COM   |
| LCMXO256E-4M100C | 256  | 1.2V           | 78   | -4    | csBGA   | 100  | COM   |
| LCMXO256E-5M100C | 256  | 1.2V           | 78   | -5    | csBGA   | 100  | COM   |

| Part Number       | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO640E-3T100C  | 640  | 1.2V           | 74   | -3    | TQFP    | 100  | COM   |
| LCMXO640E-4T100C  | 640  | 1.2V           | 74   | -4    | TQFP    | 100  | COM   |
| LCMXO640E-5T100C  | 640  | 1.2V           | 74   | -5    | TQFP    | 100  | COM   |
| LCMXO640E-3M100C  | 640  | 1.2V           | 74   | -3    | csBGA   | 100  | COM   |
| LCMXO640E-4M100C  | 640  | 1.2V           | 74   | -4    | csBGA   | 100  | COM   |
| LCMXO640E-5M100C  | 640  | 1.2V           | 74   | -5    | csBGA   | 100  | COM   |
| LCMXO640E-3T144C  | 640  | 1.2V           | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO640E-4T144C  | 640  | 1.2V           | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO640E-5T144C  | 640  | 1.2V           | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO640E-3M132C  | 640  | 1.2V           | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO640E-4M132C  | 640  | 1.2V           | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO640E-5M132C  | 640  | 1.2V           | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO640E-3B256C  | 640  | 1.2V           | 159  | -3    | caBGA   | 256  | COM   |
| LCMXO640E-4B256C  | 640  | 1.2V           | 159  | -4    | caBGA   | 256  | COM   |
| LCMXO640E-5B256C  | 640  | 1.2V           | 159  | -5    | caBGA   | 256  | COM   |
| LCMXO640E-3FT256C | 640  | 1.2V           | 159  | -3    | ftBGA   | 256  | COM   |
| LCMXO640E-4FT256C | 640  | 1.2V           | 159  | -4    | ftBGA   | 256  | COM   |
| LCMXO640E-5FT256C | 640  | 1.2V           | 159  | -5    | ftBGA   | 256  | COM   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO1200E-3T100C  | 1200 | 1.2V           | 73   | -3    | TQFP    | 100  | COM   |
| LCMXO1200E-4T100C  | 1200 | 1.2V           | 73   | -4    | TQFP    | 100  | COM   |
| LCMXO1200E-5T100C  | 1200 | 1.2V           | 73   | -5    | TQFP    | 100  | COM   |
| LCMXO1200E-3T144C  | 1200 | 1.2V           | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO1200E-4T144C  | 1200 | 1.2V           | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO1200E-5T144C  | 1200 | 1.2V           | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO1200E-3M132C  | 1200 | 1.2V           | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO1200E-4M132C  | 1200 | 1.2V           | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO1200E-5M132C  | 1200 | 1.2V           | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO1200E-3B256C  | 1200 | 1.2V           | 211  | -3    | caBGA   | 256  | COM   |
| LCMXO1200E-4B256C  | 1200 | 1.2V           | 211  | -4    | caBGA   | 256  | COM   |
| LCMXO1200E-5B256C  | 1200 | 1.2V           | 211  | -5    | caBGA   | 256  | COM   |
| LCMXO1200E-3FT256C | 1200 | 1.2V           | 211  | -3    | ftBGA   | 256  | COM   |
| LCMXO1200E-4FT256C | 1200 | 1.2V           | 211  | -4    | ftBGA   | 256  | COM   |
| LCMXO1200E-5FT256C | 1200 | 1.2V           | 211  | -5    | ftBGA   | 256  | COM   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO2280E-3T100C  | 2280 | 1.2V           | 73   | -3    | TQFP    | 100  | COM   |
| LCMXO2280E-4T100C  | 2280 | 1.2V           | 73   | -4    | TQFP    | 100  | COM   |
| LCMXO2280E-5T100C  | 2280 | 1.2V           | 73   | -5    | TQFP    | 100  | COM   |
| LCMXO2280E-3T144C  | 2280 | 1.2V           | 113  | -3    | TQFP    | 144  | COM   |
| LCMXO2280E-4T144C  | 2280 | 1.2V           | 113  | -4    | TQFP    | 144  | COM   |
| LCMXO2280E-5T144C  | 2280 | 1.2V           | 113  | -5    | TQFP    | 144  | COM   |
| LCMXO2280E-3M132C  | 2280 | 1.2V           | 101  | -3    | csBGA   | 132  | COM   |
| LCMXO2280E-4M132C  | 2280 | 1.2V           | 101  | -4    | csBGA   | 132  | COM   |
| LCMXO2280E-5M132C  | 2280 | 1.2V           | 101  | -5    | csBGA   | 132  | COM   |
| LCMXO2280E-3B256C  | 2280 | 1.2V           | 211  | -3    | caBGA   | 256  | COM   |
| LCMXO2280E-4B256C  | 2280 | 1.2V           | 211  | -4    | caBGA   | 256  | COM   |
| LCMXO2280E-5B256C  | 2280 | 1.2V           | 211  | -5    | caBGA   | 256  | COM   |
| LCMXO2280E-3FT256C | 2280 | 1.2V           | 211  | -3    | ftBGA   | 256  | COM   |
| LCMXO2280E-4FT256C | 2280 | 1.2V           | 211  | -4    | ftBGA   | 256  | COM   |
| LCMXO2280E-5FT256C | 2280 | 1.2V           | 211  | -5    | ftBGA   | 256  | COM   |
| LCMXO2280E-3FT324C | 2280 | 1.2V           | 271  | -3    | ftBGA   | 324  | COM   |
| LCMXO2280E-4FT324C | 2280 | 1.2V           | 271  | -4    | ftBGA   | 324  | COM   |
| LCMXO2280E-5FT324C | 2280 | 1.2V           | 271  | -5    | ftBGA   | 324  | COM   |

| Part Number      | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO256E-3T100I | 256  | 1.2V           | 78   | -3    | TQFP    | 100  | IND   |
| LCMXO256E-4T100I | 256  | 1.2V           | 78   | -4    | TQFP    | 100  | IND   |
| LCMXO256E-3M100I | 256  | 1.2V           | 78   | -3    | csBGA   | 100  | IND   |
| LCMXO256E-4M100I | 256  | 1.2V           | 78   | -4    | csBGA   | 100  | IND   |

| Part Number       | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO640E-3T100I  | 640  | 1.2V           | 74   | -3    | TQFP    | 100  | IND   |
| LCMXO640E-4T100I  | 640  | 1.2V           | 74   | -4    | TQFP    | 100  | IND   |
| LCMXO640E-3M100I  | 640  | 1.2V           | 74   | -3    | csBGA   | 100  | IND   |
| LCMXO640E-4M100I  | 640  | 1.2V           | 74   | -4    | csBGA   | 100  | IND   |
| LCMXO640E-3T144I  | 640  | 1.2V           | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO640E-4T144I  | 640  | 1.2V           | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO640E-3M132I  | 640  | 1.2V           | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO640E-4M132I  | 640  | 1.2V           | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO640E-3B256I  | 640  | 1.2V           | 159  | -3    | caBGA   | 256  | IND   |
| LCMXO640E-4B256I  | 640  | 1.2V           | 159  | -4    | caBGA   | 256  | IND   |
| LCMXO640E-3FT256I | 640  | 1.2V           | 159  | -3    | ftBGA   | 256  | IND   |
| LCMXO640E-4FT256I | 640  | 1.2V           | 159  | -4    | ftBGA   | 256  | IND   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO1200E-3T100I  | 1200 | 1.2V           | 73   | -3    | TQFP    | 100  | IND   |
| LCMXO1200E-4T100I  | 1200 | 1.2V           | 73   | -4    | TQFP    | 100  | IND   |
| LCMXO1200E-3T144I  | 1200 | 1.2V           | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO1200E-4T144I  | 1200 | 1.2V           | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO1200E-3M132I  | 1200 | 1.2V           | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO1200E-4M132I  | 1200 | 1.2V           | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO1200E-3B256I  | 1200 | 1.2V           | 211  | -3    | caBGA   | 256  | IND   |
| LCMXO1200E-4B256I  | 1200 | 1.2V           | 211  | -4    | caBGA   | 256  | IND   |
| LCMXO1200E-3FT256I | 1200 | 1.2V           | 211  | -3    | ftBGA   | 256  | IND   |
| LCMXO1200E-4FT256I | 1200 | 1.2V           | 211  | -4    | ftBGA   | 256  | IND   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO2280E-3T100I  | 2280 | 1.2V           | 73   | -3    | TQFP    | 100  | IND   |
| LCMXO2280E-4T100I  | 2280 | 1.2V           | 73   | -4    | TQFP    | 100  | IND   |
| LCMXO2280E-3T144I  | 2280 | 1.2V           | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO2280E-4T144I  | 2280 | 1.2V           | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO2280E-3M132I  | 2280 | 1.2V           | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO2280E-4M132I  | 2280 | 1.2V           | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO2280E-3B256I  | 2280 | 1.2V           | 211  | -3    | caBGA   | 256  | IND   |
| LCMXO2280E-4B256I  | 2280 | 1.2V           | 211  | -4    | caBGA   | 256  | IND   |
| LCMXO2280E-3FT256I | 2280 | 1.2V           | 211  | -3    | ftBGA   | 256  | IND   |
| LCMXO2280E-4FT256I | 2280 | 1.2V           | 211  | -4    | ftBGA   | 256  | IND   |
| LCMXO2280E-3FT324I | 2280 | 1.2V           | 271  | -3    | ftBGA   | 324  | IND   |
| LCMXO2280E-4FT324I | 2280 | 1.2V           | 271  | -4    | ftBGA   | 324  | IND   |