

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	80
Number of Logic Elements/Cells	640
Total RAM Bits	-
Number of I/O	159
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA, CSPBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640e-3b256c

June 2013

Data Sheet DS1002

Features


- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - Single chip, no external configuration memory required
 - Excellent design security, no bit stream to intercept
 - Reconfigure SRAM based logic in milliseconds
 - SRAM and non-volatile memory programmable through JTAG port
 - Supports background programming of non-volatile memory
- **Sleep Mode**
 - Allows up to 100x static current reduction
- **TransFR™ Reconfiguration (TFR)**
 - In-field logic update while system operates
- **High I/O to Logic Density**
 - 256 to 2280 LUT4s
 - 73 to 271 I/Os with extensive package options
 - Density migration supported
 - Lead free/RoHS compliant packaging
- **Embedded and Distributed Memory**
 - Up to 27.6 Kbits sysMEM™ Embedded Block RAM
 - Up to 7.7 Kbits distributed RAM
 - Dedicated FIFO control logic

Table 1-1. MachXO Family Selection Guide

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V _{CC} Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 2-8. Primary Clocks for MachXO1200 and MachXO2280 Devices



Four secondary clocks are generated from four 16:1 muxes as shown in Figure 2-9. Four of the secondary clock sources come from dual function clock pins and 12 come from internal routing.

Figure 2-9. Secondary Clocks for MachXO Devices




Table 2-5. PLL Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from PLL output, clock net, routing/external pin or internal feedback from CLKINTFB port
RST	I	"1" to reset the input clock divider
CLKOS	O	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	O	PLL output clock to clock tree (No phase shift)
CLKOK	O	PLL output to clock tree through secondary clock divider
LOCK	O	"1" indicates PLL LOCK to CLKI
CLKINTFB	O	Internal feedback source, CLKOP divider output before CLOCKTREE
DDAMODE	I	Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static)
DDAIZR	I	Dynamic Delay Zero. "1": delay = 0, "0": delay = on
DDAILAG	I	Dynamic Delay Lag/Lead. "1": Lag, "0": Lead
DDAIDEL[2:0]	I	Dynamic Delay Input

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

sysMEM Memory

The MachXO1200 and MachXO2280 devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

Table 2-6. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36

Supply Current (Sleep Mode)^{1,2}

Symbol	Parameter	Device	Typ. ³	Max.	Units
I_{CC}	Core Power Supply	LCMxo256C	12	25	μA
		LCMxo640C	12	25	μA
		LCMxo1200C	12	25	μA
		LCMxo2280C	12	25	μA
I_{CCAUX}	Auxiliary Power Supply	LCMxo256C	1	15	μA
		LCMxo640C	1	25	μA
		LCMxo1200C	1	45	μA
		LCMxo2280C	1	85	μA
I_{CCIO}	Bank Power Supply ⁴	All LCMxo 'C' Devices	2	30	μA

1. Assumes all inputs are configured as LVCMOS and held at the VCCIO or GND.

2. Frequency = 0MHz.

3. $T_A = 25^\circ C$, power supplies at nominal voltage.

4. Per Bank.

Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ. ⁵	Units
I_{CC}	Core Power Supply	LCMxo256C	7	mA
		LCMxo640C	9	mA
		LCMxo1200C	14	mA
		LCMxo2280C	20	mA
		LCMxo256E	4	mA
		LCMxo640E	6	mA
		LCMxo1200E	10	mA
		LCMxo2280E	12	mA
I_{CCAUX}	Auxiliary Power Supply $V_{CCAUX} = 3.3V$	LCMxo256E/C	5	mA
		LCMxo640E/C	7	mA
		LCMxo1200E/C	12	mA
		LCMxo2280E/C	13	mA
I_{CCIO}	Bank Power Supply ⁶	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND.

3. Frequency = 0MHz.

4. User pattern = blank.

5. $T_J = 25^\circ C$, power supplies at nominal voltage.

6. Per Bank. $V_{CCIO} = 2.5V$. Does not include pull-up/pull-down.

Initialization Supply Current^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ. ⁵	Units
I _{CC}	Core Power Supply	LCMxo256C	13	mA
		LCMxo640C	17	mA
		LCMxo1200C	21	mA
		LCMxo2280C	23	mA
		LCMxo256E	10	mA
		LCMxo640E	14	mA
		LCMxo1200E	18	mA
		LCMxo2280E	20	mA
I _{CCAUX}	Auxiliary Power Supply V _{CCAUX} = 3.3V	LCMxo256C/E	10	mA
		LCMxo640E/C	13	mA
		LCMxo1200E/C	24	mA
		LCMxo2280E/C	25	mA
I _{CCIO}	Bank Power Supply ⁶	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V_{CCIO} or GND.
3. Frequency = 0MHz.
4. Typical user pattern.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per Bank, V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

Programming and Erase Flash Supply Current^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ. ⁵	Units
I _{CC}	Core Power Supply	LCMxo256C	9	mA
		LCMxo640C	11	mA
		LCMxo1200C	16	mA
		LCMxo2280C	22	mA
		LCMxo256E	6	mA
		LCMxo640E	8	mA
		LCMxo1200E	12	mA
		LCMxo2280E	14	mA
I _{CCAUX}	Auxiliary Power Supply V _{CCAUX} = 3.3V	LCMxo256C/E	8	mA
		LCMxo640C/E	10	mA
		LCMxo1200/E	15	mA
		LCMxo2280C/E	16	mA
I _{CCIO}	Bank Power Supply ⁶	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V_{CCIO} or GND.
3. Typical user pattern.
4. JTAG programming is at 25MHz.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per Bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

Pin Information Summary

Pin Type	LCMxo256C/E		LCMxo640C/E				
	100 TQFP	100 csBGA	100 TQFP	144 TQFP	100 csBGA	132 csBGA	256 caBGA / 256 ftBGA
Single Ended User I/O	78	78	74	113	74	101	159
Differential Pair User I/O ¹	38	38	17	43	17	42	79
Muxed	6	6	6	6	6	6	6
TAP	4	4	4	4	4	4	4
Dedicated (Total Without Supplies)	5	5	5	5	5	5	5
VCC	2	2	2	4	2	4	4
VCCAUX	1	1	1	2	1	2	2
VCCIO	Bank0	3	3	2	2	2	4
	Bank1	3	3	2	2	2	4
	Bank2	—	—	2	2	2	4
	Bank3	—	—	2	2	2	4
GND	8	8	10	12	10	12	18
NC	0	0	0	0	0	0	52
Single Ended/Differential I/O per Bank	Bank0	41/20	41/20	18/5	29/10	18/5	26/11
	Bank1	37/18	37/18	21/4	30/11	21/4	27/12
	Bank2	—	—	14/2	24/9	14/2	21/9
	Bank3	—	—	21/6	30/13	21/6	27/10
							40/20

1. These devices support emulated LVDS outputs.pLVDS inputs are not supported.

Pin Type	LCMxo1200C/E				LCMxo2280C/E				
	100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	324 ftBGA
Single Ended User I/O	73	113	101	211	73	113	101	211	271
Differential Pair User I/O ¹	27	48	42	105	30	47	41	105	134
Muxed	6	6	6	6	6	6	6	6	6
TAP	4	4	4	4	4	4	4	4	4
Dedicated (Total Without Supplies)	5	5	5	5	5	5	5	5	5
VCC	4	4	4	4	2	4	4	4	6
VCCAUX	2	2	2	2	2	2	2	2	2
VCCIO	Bank0	1	1	1	2	1	1	1	2
	Bank1	1	1	1	2	1	1	1	2
	Bank2	1	1	1	2	1	1	1	2
	Bank3	1	1	1	2	1	1	1	2
	Bank4	1	1	1	2	1	1	1	2
	Bank5	1	1	1	2	1	1	1	2
	Bank6	1	1	1	2	1	1	1	2
	Bank7	1	1	1	2	1	1	1	2
GND	8	12	12	18	8	12	12	18	24
NC	0	0	0	0	0	0	0	0	0
Single Ended/Differential I/O per Bank	Bank0	10/3	14/6	13/5	26/13	9/3	13/6	12/5	24/12
	Bank1	8/2	15/7	13/5	28/14	9/3	16/7	14/5	30/15
	Bank2	10/4	15/7	13/6	26/13	10/4	15/7	13/6	26/13
	Bank3	11/5	15/7	14/7	28/14	11/5	15/7	14/7	28/14
	Bank4	8/3	14/5	13/5	27/13	8/3	14/4	13/4	29/14
	Bank5	5/2	10/4	8/2	22/11	5/2	10/4	8/2	20/10
	Bank6	10/3	15/6	13/6	28/14	10/4	15/6	13/6	28/14
	Bank7	11/5	15/6	14/6	26/13	11/5	15/6	14/6	26/13

1. These devices support on-chip LVDS buffers for left and right I/O Banks.

LCMxo256 and LCMxo640 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	LCMxo256				LCMxo640			
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
43	PB4A	1		T	PB8B	2		
44	PB4B	1		C	PB8C	2		T
45	PB4C	1		T	PB8D	2		C
46	PB4D	1		C	PB9A	2		
47	PB5A	1			PB9C	2		T
48*	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN	
49	PB5C	1		T	PB9D	2		C
50	PB5D	1		C	PB9F	2		
51	PR9B	0		C	PR11D	1		C
52	PR9A	0		T	PR11B	1		C
53	PR8B	0		C	PR11C	1		T
54	PR8A	0		T	PR11A	1		T
55	PR7D	0		C	PR10D	1		C
56	PR7C	0		T	PR10C	1		T
57	PR7B	0		C	PR10B	1		C
58	PR7A	0		T	PR10A	1		T
59	PR6B	0		C	PR9D	1		
60	VCCIO0	0			VCCIO1	1		
61	PR6A	0		T	PR9B	1		
62	GNDIO0	0			GNDIO1	1		
63	PR5D	0		C	PR7B	1		
64	PR5C	0		T	PR6C	1		
65	PR5B	0		C	PR6B	1		
66	PR5A	0		T	PR5D	1		
67	PR4B	0		C	PR5B	1		
68	PR4A	0		T	PR4D	1		
69	PR3D	0		C	PR4B	1		
70	PR3C	0		T	PR3D	1		
71	PR3B	0		C	PR3B	1		
72	PR3A	0		T	PR2D	1		
73	PR2B	0		C	PR2B	1		
74	VCCIO0	0			VCCIO1	1		
75	GNDIO0	0			GNDIO1	1		
76	PR2A	0		T	PT9F	0		C
77	PT5C	0			PT9E	0		T
78	PT5B	0		C	PT9C	0		
79	PT5A	0		T	PT9A	0		
80	PT4F	0		C	VCCIO0	0		
81	PT4E	0		T	GNDIO0	0		
82	PT4D	0		C	PT7E	0		
83	PT4C	0		T	PT7A	0		
84	GND	-			GND	-		

LCMxo256 and LCMxo640 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	LCMxo256				LCMxo640			
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
85	PT4B	0	PCLK0_1**	C	PT6B	0	PCLK0_1**	
86	PT4A	0	PCLK0_0**	T	PT5B	0	PCLK0_0**	C
87	PT3D	0		C	PT5A	0		T
88	VCCAUX	-			VCCAUX	-		
89	PT3C	0		T	PT4F	0		
90	VCC	-			VCC	-		
91	PT3B	0		C	PT3F	0		
92	VCCIO0	0			VCCIO0	0		
93	GNDIO0	0			GNDIO0	0		
94	PT3A	0		T	PT3B	0		C
95	PT2F	0		C	PT3A	0		T
96	PT2E	0		T	PT2F	0		C
97	PT2D	0		C	PT2E	0		T
98	PT2C	0		T	PT2B	0		C
99	PT2B	0		C	PT2C	0		
100	PT2A	0		T	PT2A	0		T

* NC for "E" devices.

** Primary clock inputs are single-ended.

LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP

Pin Number	LCMxo1200				LCMxo2280			
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
1	PL2A	7		T	PL2A	7	LUM0_PLLT_FB_A	T
2	PL2B	7		C	PL2B	7	LUM0_PLLC_FB_A	C
3	PL3C	7		T	PL3C	7	LUM0_PLLT_IN_A	T
4	PL3D	7		C	PL3D	7	LUM0_PLLC_IN_A	C
5	PL4B	7			PL4B	7		
6	VCCIO7	7			VCCIO7	7		
7	PL6A	7		T*	PL7A	7		T*
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*
9	GND	-			GND	-		
10	PL7C	7		T	PL9C	7		T
11	PL7D	7		C	PL9D	7		C
12	PL8C	7		T	PL10C	7		T
13	PL8D	7		C	PL10D	7		C
14	PL9C	6			PL11C	6		
15	PL10A	6		T*	PL13A	6		T*
16	PL10B	6		C*	PL13B	6		C*
17	VCC	-			VCC	-		
18	PL11B	6			PL14D	6		C
19	PL11C	6	TSALL		PL14C	6	TSALL	T
20	VCCIO6	6			VCCIO6	6		
21	PL13C	6			PL16C	6		
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-		
27	VCCIO5	5			VCCIO5	5		
28	TMS	5	TMS		TMS	5	TMS	
29	TCK	5	TCK		TCK	5	TCK	
30	PB3B	5			PB3B	5		
31	PB4A	5		T	PB4A	5		T
32	PB4B	5		C	PB4B	5		C
33	TDO	5	TDO		TDO	5	TDO	
34	TDI	5	TDI		TDI	5	TDI	
35	VCC	-			VCC	-		
36	VCCAUX	-			VCCAUX	-		
37	PB6E	5		T	PB8E	5		T
38	PB6F	5		C	PB8F	5		C
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****	
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****	
41	GND	-			GND	-		

LCMxo256 and LCMxo640 Logic Signal Connections: 100 csBGA (Cont.)

LCMxo256					LCMxo640				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
A4	GNDIO0	0			A4	GNDIO0	0		
B4	PT3A	0		T	B4	PT3B	0		C
A3	PT2F	0		C	A3	PT3A	0		T
B3	PT2E	0		T	B3	PT2F	0		C
A2	PT2D	0		C	A2	PT2E	0		T
C3	PT2C	0		T	C3	PT2B	0		C
A1	PT2B	0		C	A1	PT2C	0		
B2	PT2A	0		T	B2	PT2A	0		T
N9	GND	-			N9	GND	-		
B9	GND	-			B9	GND	-		
B5	VCCIO0	0			B5	VCCIO0	0		
A14	VCCIO0	0			A14	VCCIO1	1		
H14	VCCIO0	0			H14	VCCIO1	1		
P10	VCCIO1	1			P10	VCCIO2	2		
G1	VCCIO1	1			G1	VCCIO3	3		
P1	VCCIO1	1			P1	VCCIO3	3		

*NC for "E" devices.

**Primary clock inputs are single-ended.

**LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections:
 132 csBGA (Cont.)**

LCMXO640					LCMXO1200					LCMXO2280				
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
M9	PB7B	2		C	M9	PB9B	4		C	M9	PB12B	4		C
N10	PB7E	2		T	N10	PB9C	4		T	N10	PB12C	4		T
P10	PB7F	2		C	P10	PB9D	4		C	P10	PB12D	4		C
N11	GNDIO2	2			N11	GNDIO4	4			N11	GNDIO4	4		
P11	PB8C	2		T	P11	PB10A	4		T	P11	PB13C	4		T
M11	PB8D	2		C	M11	PB10B	4		C	M11	PB13D	4		C
P12	PB9C	2		T	P12	PB10C	4			P12	PB15B	4		
P13	PB9D	2		C	P13	PB11C	4		T	P13	PB16C	4		T
N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB11D	4		C	P14	PB16D	4		C
N14	PR11D	1		C	N14	PR16B	3		C	N14	PR19B	3		C
M14	PR11C	1		T	M14	PR15B	3		C*	M14	PR18B	3		C*
N13	PR11B	1		C	N13	PR16A	3		T	N13	PR19A	3		T
M12	PR11A	1		T	M12	PR15A	3		T*	M12	PR18A	3		T*
M13	PR10B	1		C	M13	PR14B	3		C*	M13	PR17B	3		C*
L14	PR10A	1		T	L14	PR14A	3		T*	L14	PR17A	3		T*
L13	GNDIO1	1			L13	GNDIO3	3			L13	GNDIO3	3		
K14	PR8D	1		C	K14	PR12B	3		C*	K14	PR15B	3		C*
K13	PR8C	1		T	K13	PR12A	3		T*	K13	PR15A	3		T*
K12	PR8B	1		C	K12	PR11B	3		C*	K12	PR14B	3		C*
J13	PR8A	1		T	J13	PR11A	3		T*	J13	PR14A	3		T*
J12	PR7C	1			J12	PR10B	3		C*	J12	PR13B	3		C*
H14	PR7B	1		C	H14	PR10A	3		T*	H14	PR13A	3		T*
H13	PR7A	1		T	H13	PR9B	3		C*	H13	PR11B	3		C*
H12	PR6D	1		C	H12	PR9A	3		T*	H12	PR11A	3		T*
G13	PR6C	1		T	G13	PR8B	2		C*	G13	PR10B	2		C*
G14	PR6B	1			G14	PR8A	2		T*	G14	PR10A	2		T*
G12	VCC	-			G12	VCC	-			G12	VCC	-		
F14	PR5D	1		C	F14	PR6C	2			F14	PR8C	2		
F13	PR5C	1		T	F13	PR6B	2		C*	F13	PR8B	2		C*
F12	PR4D	1		C	F12	PR6A	2		T*	F12	PR8A	2		T*
E13	PR4C	1		T	E13	PR5B	2		C*	E13	PR7B	2		C*
E14	PR4B	1			E14	PR5A	2		T*	E14	PR7A	2		T*
D13	GNDIO1	1			D13	GNDIO2	2			D13	GNDIO2	2		
D14	PR3D	1		C	D14	PR4B	2		C*	D14	PR5B	2		C*
D12	PR3C	1		T	D12	PR4A	2		T*	D12	PR5A	2		T*
C14	PR2D	1		C	C14	PR3D	2		C	C14	PR4D	2		C
B14	PR2C	1		T	B14	PR2B	2		C	B14	PR3B	2		C*
C13	PR2B	1		C	C13	PR3C	2		T	C13	PR4C	2		T
A14	PR2A	1		T	A14	PR2A	2		T	A14	PR3A	2		T*
A13	PT9F	0		C	A13	PT11D	1		C	A13	PT16D	1		C
A12	PT9E	0		T	A12	PT11B	1		C	A12	PT16B	1		C
B13	PT9D	0		C	B13	PT11C	1		T	B13	PT16C	1		T
B12	PT9C	0		T	B12	PT10F	1			B12	PT15D	1		
C12	PT9B	0		C	C12	PT11A	1		T	C12	PT16A	1		T
A11	PT9A	0		T	A11	PT10D	1		C	A11	PT14B	1		C
C11	PT8C	0			C11	PT10C	1		T	C11	PT14A	1		T
A10	GNDIO0	0			A10	GNDIO1	1			A10	GNDIO1	1		
B10	PT7F	0		C	B10	PT9F	1		C	B10	PT12F	1		C
C10	PT7E	0		T	C10	PT9E	1		T	C10	PT12E	1		T

**LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections:
 132 csBGA (Cont.)**

LCMXO640					LCMXO1200					LCMXO2280				
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
B9	PT7B	0		C	B9	PT9B	1		C	B9	PT12D	1		C
A9	PT7A	0		T	A9	PT9A	1		T	A9	PT12C	1		T
A8	PT6B	0	PCLK0_1***	C	A8	PT7D	1	PCLK1_1***		A8	PT10B	1	PCLK1_1***	
B8	PT6A	0		T	B8	PT7B	1			B8	PT9D	1		
C8	PT5B	0	PCLK0_0***	C	C8	PT6F	0	PCLK1_0***		C8	PT9B	1	PCLK1_0***	
B7	PT5A	0		T	B7	PT6D	0			B7	PT8D	0		
A7	VCCAUX	-			A7	VCCAUX	-			A7	VCCAUX	-		
C7	VCC	-			C7	VCC	-			C7	VCC	-		
A6	PT4D	0		C	A6	PT5D	0		C	A6	PT7B	0		C
B6	PT4C	0		T	B6	PT5C	0		T	B6	PT7A	0		T
C6	PT3F	0		C	C6	PT5B	0		C	C6	PT6D	0		
B5	PT3E	0		T	B5	PT5A	0		T	B5	PT6E	0		T
A5	PT3D	0			A5	PT4B	0			A5	PT6F	0		C
B4	GNDIO0	0			B4	GNDIO0	0			B4	GNDIO0	0		
A4	PT3B	0			A4	PT3D	0		C	A4	PT4B	0		C
C4	PT2F	0			C4	PT3C	0		T	C4	PT4A	0		T
A3	PT2D	0		C	A3	PT3B	0		C	A3	PT3B	0		C
A2	PT2C	0		T	A2	PT2B	0		C	A2	PT2B	0		C
B3	PT2B	0		C	B3	PT3A	0		T	B3	PT3A	0		T
A1	PT2A	0		T	A1	PT2A	0		T	A1	PT2A	0		T
F1	GND	-			F1	GND	-			F1	GND	-		
P9	GND	-			P9	GND	-			P9	GND	-		
J14	GND	-			J14	GND	-			J14	GND	-		
C9	GND	-			C9	GND	-			C9	GND	-		
C5	VCCIO0	0			C5	VCCIO0	0			C5	VCCIO0	0		
B11	VCCIO0	0			B11	VCCIO1	1			B11	VCCIO1	1		
E12	VCCIO1	1			E12	VCCIO2	2			E12	VCCIO2	2		
L12	VCCIO1	1			L12	VCCIO3	3			L12	VCCIO3	3		
M10	VCCIO2	2			M10	VCCIO4	4			M10	VCCIO4	4		
N2	VCCIO2	2			N2	VCCIO5	5			N2	VCCIO5	5		
D2	VCCIO3	3			D2	VCCIO7	7			D2	VCCIO7	7		
K3	VCCIO3	3			K3	VCCIO6	6			K3	VCCIO6	6		

*Supports true LVDS outputs.

**NC for "E" devices.

***Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 144 TQFP (Cont.)**

Pin Number	LCMxo640				LCMxo1200				LCMxo2280				
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
101	PR3D	1		C	PR4B	2			C*	PR5B	2		C*
102	PR3C	1		T	PR4A	2			T*	PR5A	2		T*
103	PR3B	1		C	PR3D	2			C	PR4D	2		C
104	PR2D	1		C	PR3C	2			T	PR4C	2		T
105	PR3A	1		T	PR3B	2			C*	PR4B	2		C*
106	PR2B	1		C	PR3A	2			T*	PR4A	2		T*
107	PR2C	1		T	PR2B	2			C	PR3B	2		C*
108	PR2A	1		T	PR2A	2			T	PR3A	2		T*
109	PT9F	0		C	PT11D	1			C	PT16D	1		C
110	PT9D	0		C	PT11C	1			T	PT16C	1		T
111	PT9E	0		T	PT11B	1			C	PT16B	1		C
112	PT9B	0		C	PT11A	1			T	PT16A	1		T
113	PT9C	0		T	PT10F	1			C	PT15D	1		C
114	PT9A	0		T	PT10E	1			T	PT15C	1		T
115	PT8C	0			PT10D	1			C	PT14B	1		C
116	PT8B	0		C	PT10C	1			T	PT14A	1		T
117	VCCIO0	0			VCCIO1	1				VCCIO1	1		
118	GNDIO0	0			GNDIO1	1				GNDIO1	1		
119	PT8A	0		T	PT9F	1			C	PT12F	1		C
120	PT7E	0			PT9E	1			T	PT12E	1		T
121	PT7C	0			PT9B	1			C	PT12D	1		C
122	PT7A	0			PT9A	1			T	PT12C	1		T
123	GND	-			GND	-				GND	-		
124	PT6B	0	PCLK0_1***	C	PT7D	1	PCLK1_1***			PT10B	1	PCLK1_1***	
125	PT6A	0		T	PT7B	1			C	PT9D	1		C
126	PT5C	0			PT7A	1			T	PT9C	1		T
127	PT5B	0	PCLK0_0***		PT6F	0	PCLK1_0***			PT9B	1	PCLK1_0***	
128	VCCAUX	-			VCCAUX	-				VCCAUX	-		
129	VCC	-			VCC	-				VCC	-		
130	PT4D	0			PT5D	0			C	PT7B	0		C
131	PT4B	0		C	PT5C	0			T	PT7A	0		T
132	PT4A	0		T	PT5B	0			C	PT6D	0		
133	PT3F	0			PT5A	0			T	PT6E	0		T
134	PT3D	0			PT4B	0				PT6F	0		C
135	VCCIO0	0			VCCIO0	0				VCCIO0	0		
136	GNDIO0	0			GNDIO0	0				GNDIO0	0		
137	PT3B	0		C	PT3D	0			C	PT4B	0		T
138	PT2F	0		C	PT3C	0			T	PT4A	0		C
139	PT3A	0		T	PT3B	0			C	PT3B	0		C
140	PT2D	0		C	PT3A	0			T	PT3A	0		T
141	PT2E	0		T	PT2D	0			C	PT2D	0		C
142	PT2B	0		C	PT2C	0			T	PT2C	0		T
143	PT2C	0		T	PT2B	0			C	PT2B	0		C
144	PT2A	0		T	PT2A	0			T	PT2A	0		T

*Supports true LVDS outputs.

**NC for "E" devices.

***Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 256 caBGA / 256 ftBGA (Cont.)**

LCMxo640				LCMxo1200				LCMxo2280					
Ball Number	Ball Function	Bank	Dual Function	Ball Number	Ball Function	Bank	Dual Function	Ball Number	Ball Function	Bank	Dual Function		
J4	PL8A	3	T	J4	PL13A	6	T*	J4	PL16A	6	T*		
J5	PL8B	3	C	J5	PL13B	6	C*	J5	PL16B	6	C*		
R1	PL11A	3	T	R1	PL13C	6	T	R1	PL16C	6	T		
R2	PL11B	3	C	R2	PL13D	6	C	R2	PL16D	6	C		
-	-	-	-	-	-	-	-	GND	GND	-	-		
K5	NC			K5	PL14A	6	LLM0_PLLT_FB_A	T*	K5	PL17A	6	LLM0_PLLT_FB_A	
K4	NC			K4	PL14B	6	LLM0_PLLC_FB_A	C*	K4	PL17B	6	LLM0_PLLC_FB_A	
L5	PL10C	3	T	L5	PL14C	6	T	L5	PL17C	6	T		
L4	PL10D	3	C	L4	PL14D	6	C	L4	PL17D	6	C		
M5	NC			M5	PL15A	6	LLM0_PLLT_IN_A	T*	M5	PL18A	6	LLM0_PLLT_IN_A	
M4	NC			M4	PL15B	6	LLM0_PLLC_IN_A	C*	M4	PL18B	6	LLM0_PLLC_IN_A	
N4	PL11C	3	T	N4	PL16A	6	T	N4	PL19A	6	T		
N3	PL11D	3	C	N3	PL16B	6	C	N3	PL19B	6	C		
VCCIO3	VCCIO3	3		VCCIO6	VCCIO6	6		VCCIO6	VCCIO6	6			
GND	GNDIO3	3		GND	GNDIO6	6		GND	GNDIO6	6			
GND	GNDIO2	2		GND	GNDIO5	5		GND	GNDIO5	5			
VCCIO2	VCCIO2	2		VCCIO5	VCCIO5	5		VCCIO5	VCCIO5	5			
P4	TMS	2	TMS	P4	TMS	5	TMS	P4	TMS	5	TMS		
P2	NC			P2	PB2A	5	T	P2	PB2A	5	T		
P3	NC			P3	PB2B	5	C	P3	PB2B	5	C		
N5	NC			N5	PB2C	5	T	N5	PB2C	5	T		
R3	TCK	2	TCK	R3	TCK	5	TCK	R3	TCK	5	TCK		
N6	NC			N6	PB2D	5	C	N6	PB2D	5	C		
T2	PB2A	2	T	T2	PB3A	5	T	T2	PB3A	5	T		
T3	PB2B	2	C	T3	PB3B	5	C	T3	PB3B	5	C		
R4	PB2C	2	T	R4	PB3C	5	T	R4	PB3C	5	T		
R5	PB2D	2	C	R5	PB3D	5	C	R5	PB3D	5	C		
P5	PB3A	2	T	P5	PB4A	5	T	P5	PB4A	5	T		
P6	PB3B	2	C	P6	PB4B	5	C	P6	PB4B	5	C		
T5	PB3C	2	T	T5	PB4C	5	T	T5	PB4C	5	T		
M6	TDO	2	TDO	M6	TDO	5	TDO	M6	TDO	5	TDO		
T4	PB3D	2	C	T4	PB4D	5	C	T4	PB4D	5	C		
R6	PB4A	2	T	R6	PB5A	5	T	R6	PB5A	5	T		
GND	GNDIO2	2		GND	GNDIO5	5		GND	GNDIO5	5			
VCCIO2	VCCIO2	2		VCCIO5	VCCIO5	5		VCCIO5	VCCIO5	5			
T6	PB4B	2	C	T6	PB5B	5	C	T6	PB5B	5	C		
N7	TDI	2	TDI	N7	TDI	5	TDI	N7	TDI	5	TDI		
T8	PB4C	2	T	T8	PB5C	5	T	T8	PB6A	5	T		
T7	PB4D	2	C	T7	PB5D	5	C	T7	PB6B	5	C		
M7	NC			M7	PB6A	5	T	M7	PB7C	5	T		
M8	NC			M8	PB6B	5	C	M8	PB7D	5	C		
T9	VCCAUX	-		T9	VCCAUX	-		T9	VCCAUX	-			
R7	PB4E	2	T	R7	PB6C	5	T	R7	PB8C	5	T		
R8	PB4F	2	C	R8	PB6D	5	C	R8	PB8D	5	C		
-	-			VCCIO5	VCCIO5	5		VCCIO5	VCCIO5	5			
-	-			GND	GNDIO5	5		GND	GNDIO5	5			
P7	PB5C	2	T	P7	PB6E	5	T	P7	PB9A	4	T		
P8	PB5D	2	C	P8	PB6F	5	C	P8	PB9B	4	C		
N8	PB5A	2	T	N8	PB7A	4	T	N8	PB10E	4	T		
N9	PB5B	2	PCLK2_1***	C	N9	PB7B	4	PCLK4_1***	C	N9	PB10F	4	PCLK4_1***
P10	PB7B	2	C	P10	PB7D	4	C	P10	PB10D	4	C		
P9	PB7A	2	T	P9	PB7C	4	T	P9	PB10C	4	T		
M9	PB6B	2	PCLK2_0***	C	M9	PB7F	4	PCLK4_0***	C	M9	PB10B	4	PCLK4_0***

LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMxo2280				
Ball Number	Ball Function	Bank	Dual Function	Differential
GND	GNDIO3	3		
VCCIO3	VCCIO3	3		
P15	PR20B	3		C
N14	PR20A	3		T
N15	PR19B	3		C
M13	PR19A	3		T
R15	PR18B	3		C*
T16	PR18A	3		T*
N16	PR17D	3		C
M14	PR17C	3		T
U17	PR17B	3		C*
VCC	VCC	-		
U18	PR17A	3		T*
R17	PR16D	3		C
R16	PR16C	3		T
P16	PR16B	3		C*
VCCIO3	VCCIO3	3		
GND	GNDIO3	3		
P17	PR16A	3		T*
L13	PR15D	3		C
M15	PR15C	3		T
T17	PR15B	3		C*
T18	PR15A	3		T*
L14	PR14D	3		C
L15	PR14C	3		T
R18	PR14B	3		C*
P18	PR14A	3		T*
GND	GND	-		
K15	PR13D	3		C
K13	PR13C	3		T
N17	PR13B	3		C*
N18	PR13A	3		T*
K16	PR12D	3		C
K14	PR12C	3		T
M16	PR12B	3		C*
L16	PR12A	3		T*
GND	GNDIO3	3		
VCCIO3	VCCIO3	3		
J16	PR11D	3		C
J14	PR11C	3		T
M17	PR11B	3		C*
L17	PR11A	3		T*
J15	PR10D	2		C

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the [Thermal Management](#) document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1090 - [Power Estimation and Management for MachXO Devices](#)
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from www.latticesemi.com/software

Conventional Packaging

Commercial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo256C-3T100C	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	COM
LCMxo256C-4T100C	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	COM
LCMxo256C-5T100C	256	1.8V/2.5V/3.3V	78	-5	TQFP	100	COM
LCMxo256C-3M100C	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	COM
LCMxo256C-4M100C	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	COM
LCMxo256C-5M100C	256	1.8V/2.5V/3.3V	78	-5	csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo640C-3T100C	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	COM
LCMxo640C-4T100C	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	COM
LCMxo640C-5T100C	640	1.8V/2.5V/3.3V	74	-5	TQFP	100	COM
LCMxo640C-3M100C	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	COM
LCMxo640C-4M100C	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	COM
LCMxo640C-5M100C	640	1.8V/2.5V/3.3V	74	-5	csBGA	100	COM
LCMxo640C-3T144C	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMxo640C-4T144C	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMxo640C-5T144C	640	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMxo640C-3M132C	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMxo640C-4M132C	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMxo640C-5M132C	640	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMxo640C-3B256C	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	COM
LCMxo640C-4B256C	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	COM
LCMxo640C-5B256C	640	1.8V/2.5V/3.3V	159	-5	caBGA	256	COM
LCMxo640C-3FT256C	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	COM
LCMxo640C-4FT256C	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	COM
LCMxo640C-5FT256C	640	1.8V/2.5V/3.3V	159	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo1200C-3T100C	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMxo1200C-4T100C	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMxo1200C-5T100C	1200	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMxo1200C-3T144C	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMxo1200C-4T144C	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMxo1200C-5T144C	1200	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMxo1200C-3M132C	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMxo1200C-4M132C	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMxo1200C-5M132C	1200	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMxo1200C-3B256C	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMxo1200C-4B256C	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMxo1200C-5B256C	1200	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMxo1200C-3FT256C	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMxo1200C-4FT256C	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMxo1200C-5FT256C	1200	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo256E-3TN100I	256	1.2V	78	-3	Lead-Free TQFP	100	IND
LCMxo256E-4TN100I	256	1.2V	78	-4	Lead-Free TQFP	100	IND
LCMxo256E-3MN100I	256	1.2V	78	-3	Lead-Free csBGA	100	IND
LCMxo256E-4MN100I	256	1.2V	78	-4	Lead-Free csBGA	100	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo640E-3TN100I	640	1.2V	74	-3	Lead-Free TQFP	100	IND
LCMxo640E-4TN100I	640	1.2V	74	-4	Lead-Free TQFP	100	IND
LCMxo640E-3MN100I	640	1.2V	74	-3	Lead-Free csBGA	100	IND
LCMxo640E-4MN100I	640	1.2V	74	-4	Lead-Free csBGA	100	IND
LCMxo640E-3TN144I	640	1.2V	113	-3	Lead-Free TQFP	144	IND
LCMxo640E-4TN144I	640	1.2V	113	-4	Lead-Free TQFP	144	IND
LCMxo640E-3MN132I	640	1.2V	101	-3	Lead-Free csBGA	132	IND
LCMxo640E-4MN132I	640	1.2V	101	-4	Lead-Free csBGA	132	IND
LCMxo640E-3BN256I	640	1.2V	159	-3	Lead-Free caBGA	256	IND
LCMxo640E-4BN256I	640	1.2V	159	-4	Lead-Free caBGA	256	IND
LCMxo640E-3FTN256I	640	1.2V	159	-3	Lead-Free ftBGA	256	IND
LCMxo640E-4FTN256I	640	1.2V	159	-4	Lead-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo1200E-3TN100I	1200	1.2V	73	-3	Lead-Free TQFP	100	IND
LCMxo1200E-4TN100I	1200	1.2V	73	-4	Lead-Free TQFP	100	IND
LCMxo1200E-3TN144I	1200	1.2V	113	-3	Lead-Free TQFP	144	IND
LCMxo1200E-4TN144I	1200	1.2V	113	-4	Lead-Free TQFP	144	IND
LCMxo1200E-3MN132I	1200	1.2V	101	-3	Lead-Free csBGA	132	IND
LCMxo1200E-4MN132I	1200	1.2V	101	-4	Lead-Free csBGA	132	IND
LCMxo1200E-3BN256I	1200	1.2V	211	-3	Lead-Free caBGA	256	IND
LCMxo1200E-4BN256I	1200	1.2V	211	-4	Lead-Free caBGA	256	IND
LCMxo1200E-3FTN256I	1200	1.2V	211	-3	Lead-Free ftBGA	256	IND
LCMxo1200E-4FTN256I	1200	1.2V	211	-4	Lead-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo2280E-3TN100I	2280	1.2V	73	-3	Lead-Free TQFP	100	IND
LCMxo2280E-4TN100I	2280	1.2V	73	-4	Lead-Free TQFP	100	IND
LCMxo2280E-3TN144I	2280	1.2V	113	-3	Lead-Free TQFP	144	IND
LCMxo2280E-4TN144I	2280	1.2V	113	-4	Lead-Free TQFP	144	IND
LCMxo2280E-3MN132I	2280	1.2V	101	-3	Lead-Free csBGA	132	IND
LCMxo2280E-4MN132I	2280	1.2V	101	-4	Lead-Free csBGA	132	IND
LCMxo2280E-3BN256I	2280	1.2V	211	-3	Lead-Free caBGA	256	IND
LCMxo2280E-4BN256I	2280	1.2V	211	-4	Lead-Free caBGA	256	IND
LCMxo2280E-3FTN256I	2280	1.2V	211	-3	Lead-Free ftBGA	256	IND
LCMxo2280E-4FTN256I	2280	1.2V	211	-4	Lead-Free ftBGA	256	IND
LCMxo2280E-3FTN324I	2280	1.2V	271	-3	Lead-Free ftBGA	324	IND
LCMxo2280E-4FTN324I	2280	1.2V	271	-4	Lead-Free ftBGA	324	IND

Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	<p>"Top View of the MachXO1200 Device" figure updated.</p> <p>"Top View of the MachXO640 Device" figure updated.</p> <p>"Top View of the MachXO256 Device" figure updated.</p> <p>"Slice Diagram" figure updated.</p> <p>Slice Signal Descriptions table updated.</p> <p>Routing section updated.</p> <p>sysCLOCK Phase Locked Loops (PLLs) section updated.</p> <p>PLL Diagram updated.</p> <p>PLL Signal Descriptions table updated.</p> <p>sysMEM Memory section has been updated.</p> <p>PIO Groups section has been updated.</p> <p>PIO section has been updated.</p> <p>MachXO PIO Block Diagram updated.</p> <p>Supported Input Standards table updated.</p> <p>MachXO Configuration and Programming diagram updated.</p>
		DC and Switching Characteristics	<p>Recommended Operating Conditions table - footnotes updated.</p> <p>MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.</p> <p>Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.</p> <p>DC Electrical Characteristics, footnotes have been updated.</p> <p>Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.</p> <p>Supply Current (Standby) table and associated footnotes updated.</p> <p>Initialization Supply Current table and footnotes updated.</p> <p>Programming and Erase Flash Supply Current table and associated footnotes have been updated.</p> <p>Register-to-Register Performance table updated (rev. A 0.19).</p> <p>MachXO External Switching Characteristics updated (rev. A 0.19).</p> <p>MachXO Internal Timing Parameters updated (rev. A 0.19).</p> <p>MachXO Family Timing Adders updated (rev. A 0.19).</p> <p>sysCLOCK Timing updated (rev. A 0.19).</p> <p>MachXO "C" Sleep Mode Timing updated (A 0.19).</p> <p>JTAG Port Timing Specification updated (rev. A 0.19).</p> <p>Test Fixture Required Components table updated.</p>
		Pinout Information	<p>Signal Descriptions have been updated.</p> <p>Pin Information Summary has been updated. Footnote has been added.</p> <p>Power Supply and NC Connection table has been updated.</p> <p>Logic Signal Connections have been updated (PCLKTx_x --> PCLKx_x)</p>
		Ordering Information	<p>Removed "4W" references.</p> <p>Added 256-ftBGA Ordering Part Numbers for MachXO640.</p>
May 2006	02.1	Pinout Information	<p>Removed [LOC][0]_PLL_RST from Signal Description table.</p> <p>PCLK footnote has been added to all appropriate pins.</p>
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.

Date	Version	Section	Change Summary
November 2006	02.3	DC and Switching Characteristics	Corrections to MachXO "C" Sleep Mode Timing table - value for $t_{WSLEEPN}$ (400ns) changed from max. to min. Value for t_{WAWAKE} (100ns) changed from min. to max.
			Added Flash Download Time table.
December 2006	02.4	Architecture	EBR Asynchronous Reset section added.
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.
November 2007	02.7	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
		Pinout Information	Added Thermal Management text section.
		Supplemental Information	Updated title list.
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.
June 2013	03.0	All	Updated document with new corporate logo.
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.
			Added MachXO Programming/Erase Specifications table.