E. Lattice Semiconductor Corporation - <u>LCMXO640E-3BN256C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	80
Number of Logic Elements/Cells	640
Total RAM Bits	-
Number of I/O	159
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA, CSPBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640e-3bn256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Architecture

June 2013

Data Sheet DS1002

Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM[™] Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK[™] Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
- A greater-than-or-equal-to B
- A not-equal-to B
- A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM



The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices





sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t_{LOCK} parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.



Figure 2-10. PLL Diagram

Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive





the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	—	Low
Static Icc	Typical <10mA	0	Typical <100uA
I/O Leakage	<10µA	<1mA	<10µA
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

Table 2-11. Characteristics of Normal, Off and Sleep Modes

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1} ; MachXO640: V_{CCIO2} ; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



MachXO Family Data Sheet DC and Switching Characteristics

June 2013

Data Sheet DS1002

Absolute Maximum Ratings^{1, 2, 3}

	LCMXO E (1.2V)	LCMXO C (1.8V/2.5V/3.3V)
Supply Voltage V _{CC}	0.5 to 1.32V	0.5 to 3.75V
Supply Voltage V _{CCAUX}	0.5 to 3.75V	0.5 to 3.75V
Output Supply Voltage V _{CCIO}	0.5 to 3.75V	0.5 to 3.75V
I/O Tristate Voltage Applied ⁴	0.5 to 3.75V	0.5 to 3.75V
Dedicated Input Voltage Applied ⁴	0.5 to 3.75V	
Storage Temperature (ambient)	65 to 150°C	65 to 150°C
Junction Temp. (Tj)	+125°C	+125°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2V to (V_{IHMAX} + 2) volts is permitted for a duration of <20ns.

Recommended Operating Conditions¹

Symbol	Parameter	Min.	Max.	Units
Vaa	Core Supply Voltage for 1.2V Devices	1.14	1.26	V
VCC	Core Supply Voltage for 1.8V/2.5V/3.3V Devices	1.71	3.465	V
V _{CCAUX} ³	Auxiliary Supply Voltage	3.135	3.465	V
V _{CCIO²}	I/O Driver Supply Voltage	1.14	3.465	V
t _{JCOM}	Junction Temperature Commercial Operation	0	+85	°C
t _{JIND}	Junction Temperature Industrial Operation	-40	100	°C
t _{JFLASHCOM}	Junction Temperature, Flash Programming, Commercial	0	+85	°C
t _{JFLASHIND}	Junction Temperature, Flash Programming, Industrial	-40	100	°C

Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both 2.5V, they must also be the same supply. 3.3V V_{CCIO} and 1.2V V_{CCIO} should be tied to V_{CCAUX} or 1.2V V_{CC} respectively.

2. See recommended voltages by I/O standard in subsequent table.

3. V_{CC} must reach minimum V_{CC} value before V_{CCAUX} reaches 2.5V.

MachXO Programming/Erase Specifications

Symbol	Parameter	Min.	Max.	Units
Nanagaya	Flash Programming Cycles per t _{RETENTION}		1,000	Cycles
PROGCYC	Flash Functional Programming Cycles		10,000	Cycles
t _{RETENTION}	Data Retention at 125° Junction Temperature	10		Years

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Supply Current (Sleep Mode)^{1, 2}

Symbol	Parameter	Device	Typ. ³	Max.	Units
	Core Power Supply	LCMXO256C	12	25	μA
		LCMXO640C	12	25	μA
ICC		LCMXO1200C	12	25	μA
		LCMXO2280C	12	25	μA
ICCAUX	Auxiliary Power Supply	LCMXO256C	1	15	μA
		LCMXO640C	1	25	μA
		LCMXO1200C	1	45	μA
		LCMXO2280C	1	85	μA
I _{CCIO}	Bank Power Supply ⁴	All LCMXO 'C' Devices	2	30	μA

1. Assumes all inputs are configured as LVCMOS and held at the VCCIO or GND.

2. Frequency = 0MHz.

3. $T_A = 25^{\circ}C$, power supplies at nominal voltage.

4. Per Bank.

Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ.⁵	Units
		LCMXO256C	7	mA
		LCMXO640C	9	mA
		LCMXO1200C	14	mA
	Core Power Supply	LCMXO2280C	20	mA
ICC		LCMXO256E	4	mA
		LCMXO640E	6	mA
		LCMXO1200E	10	mA
		LCMXO2280E	12	mA
I _{CCAUX}	Auxiliary Power Supply V _{CCAUX} = 3.3V	LCMXO256E/C	5	mA
		LCMXO640E/C	7	mA
		LCMXO1200E/C	12	mA
		LCMXO2280E/C	13	mA
I _{CCIO}	Bank Power Supply ⁶	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND.

3. Frequency = 0MHz.

4. User pattern = blank.

5. $T_J = 25^{\circ}C$, power supplies at nominal voltage.

6. Per Bank. $V_{CCIO} = 2.5V$. Does not include pull-up/pull-down.



sysIO Differential Electrical Characteristics LVDS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V _{INP,} V _{INM}	Input Voltage		0	_	2.4	V
V _{THD}	Differential Input Threshold		+/-100	_	—	mV
		$100mV \le V_{THD}$	V _{THD} /2	1.2	1.8	V
V _{CM}	Input Common Mode Voltage	$200mV \le V_{THD}$	V _{THD} /2	1.2	1.9	V
		$350mV \le V_{THD}$	V _{THD} /2	1.2	2.0	V
I _{IN}	Input current	Power on	—	_	+/-10	μA
V _{OH}	Output high voltage for V_{OP} or V_{OM}	R _T = 100 Ohm	—	1.38	1.60	V
V _{OL}	Output low voltage for V_{OP} or V_{OM}	R _T = 100 Ohm	0.9V	1.03	—	V
V _{OD}	Output voltage differential	(V _{OP} - V _{OM}), R _T = 100 Ohm	250	350	450	mV
ΔV _{OD}	Change in V _{OD} between high and low		_	_	50	mV
V _{OS}	Output voltage offset	$(V_{OP} - V_{OM})/2, R_{T} = 100 \text{ Ohm}$	1.125	1.25	1.375	V
ΔV_{OS}	Change in V_{OS} between H and L		—	_	50	mV
I _{OSD}	Output short circuit current	V _{OD} = 0V Driver outputs shorted	_	_	6	mA

Over Recommended Operating Conditions

LVDS Emulation

MachXO devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are $\pm 1\%$.

The LVDS differential input buffers are available on certain devices in the MachXO family.



Table 3-1. LVDS DC Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	20	Ω
R _S	Driver series resistor	294	Ω
R _P	Driver parallel resistor	121	Ω
R _T	Receiver termination	100	Ω
V _{OH}	Output high voltage	1.43	V
V _{OL}	Output low voltage	1.07	V
V _{OD}	Output differential voltage	0.35	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	100	Ω
I _{DC}	DC output current	3.66	mA

Over Recommended Operating Conditions

BLVDS

The MachXO family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example





Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-5 Timing	Units				
Basic Functions						
16-bit decoder	6.7	ns				
4:1 MUX	4.5	ns				
16:1 MUX	5.1	ns				

Register-to-Register Performance

Function	-5 Timing	Units					
Basic Functions							
16:1 MUX	487	MHz					
16-bit adder	292	MHz					
16-bit counter	388	MHz					
64-bit counter	200	MHz					
Embedded Memory Functions (1200 and 2280 Devices Only)							
256x36 Single Port RAM	284	MHz					
512x18 True-Dual Port RAM	284	MHz					
Distributed Memory Functions							
16x2 Single Port RAM	434	MHz					
64x2 Single Port RAM	320	MHz					
128x4 Single Port RAM	261	MHz					
32x2 Pseudo-Dual Port RAM	314	MHz					
64x4 Pseudo-Dual Port RAM	271	MHz					

 The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
Rev. A 0.19

Derating Logic Timing

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.



MachXO Internal Timing Parameters¹

Over Recommended	Operating	Conditions
-------------------------	-----------	------------

		-5		-	4	-3		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
PFU/PFF Log	ic Mode Timing							
t _{LUT4_PFU}	LUT4 delay (A to D inputs to F output)		0.28		0.34		0.39	ns
t _{LUT6_PFU}	LUT6 delay (A to D inputs to OFX output)		0.44		0.53		0.62	ns
t _{LSR_PFU}	Set/Reset to output of PFU	—	0.90		1.08	—	1.26	ns
t _{SUM_PFU}	Clock to Mux (M0,M1) input setup time	0.10		0.13		0.15		ns
t _{HM_PFU}	Clock to Mux (M0,M1) input hold time	-0.05	—	-0.06	—	-0.07	—	ns
t _{SUD_PFU}	Clock to D input setup time	0.13	—	0.16		0.18		ns
t _{HD_PFU}	Clock to D input hold time	-0.03	—	-0.03	—	-0.04	—	ns
t _{CK2Q_PFU}	Clock to Q delay, D-type register configuration		0.40		0.48		0.56	ns
t _{LE2Q_PFU}	Clock to Q delay latch configuration	—	0.53		0.64	—	0.74	ns
t _{LD2Q_PFU}	D to Q throughput delay when latch is enabled		0.55		0.66		0.77	ns
PFU Dual Por	rt Memory Mode Timing							
t _{CORAM_PFU}	Clock to Output		0.40		0.48		0.56	ns
t _{SUDATA_PFU}	Data Setup Time	-0.18		-0.22		-0.25		ns
t _{HDATA_PFU}	Data Hold Time	0.28		0.34		0.39		ns
t _{SUADDR_PFU}	Address Setup Time	-0.46	—	-0.56		-0.65		ns
t _{HADDR_PFU}	Address Hold Time	0.71	—	0.85		0.99		ns
t _{SUWREN_PFU}	Write/Read Enable Setup Time	-0.22		-0.26		-0.30		ns
t _{HWREN_PFU}	Write/Read Enable Hold Time	0.33	—	0.40		0.47		ns
PIO Input/Ou	tput Buffer Timing							
t _{IN_PIO}	Input Buffer Delay		0.75		0.90		1.06	ns
t _{OUT_PIO}	Output Buffer Delay		1.29		1.54		1.80	ns
EBR Timing	1200 and 2280 Devices Only)							
t _{CO_EBR}	Clock to output from Address or Data with no output register	_	2.24	_	2.69	_	3.14	ns
t _{COO_EBR}	Clock to output from EBR output Register		0.54	—	0.64	—	0.75	ns
t _{SUDATA_EBR}	Setup Data to EBR Memory	-0.26		-0.31		-0.37		ns
t _{HDATA_EBR}	Hold Data to EBR Memory	0.41	—	0.49	—	0.57	—	ns
t _{SUADDR_EBR}	Setup Address to EBR Memory	-0.26	—	-0.31	—	-0.37	—	ns
t _{HADDR_EBR}	Hold Address to EBR Memory	0.41	—	0.49	—	0.57	—	ns
t _{SUWREN_EBR}	Setup Write/Read Enable to EBR Memory	-0.17	—	-0.20	—	-0.23	—	ns
t _{HWREN_EBR}	Hold Write/Read Enable to EBR Memory	0.26	—	0.31	—	0.36	—	ns
t _{SUCE_EBR}	Clock Enable Setup Time to EBR Output Register	0.19	—	0.23	—	0.27	—	ns
t _{HCE_EBR}	Clock Enable Hold Time to EBR Output Register	-0.13	—	-0.16	—	-0.18	—	ns
t _{RSTO_EBR}	Reset To Output Delay Time from EBR Output Regis- ter	_	1.03	—	1.23	_	1.44	ns
PLL Paramet	ers (1200 and 2280 Devices Only)							
t _{RSTREC}	Reset Recovery to Rising Clock	1.00		1.00		1.00	_	ns
t _{RSTSU}	Reset Signal Setup Time	1.00	—	1.00	—	1.00	—	ns

1. Internal parameters are characterized but not tested on every device.

Rev. A 0.19



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP (Cont.)

		LCMXO640			LCMXO1200			LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
51	TDI	2	TDI		TDI	5	TDI		TDI	5	TDI	
52	VCC	-			VCC	-			VCC	-		
53	VCCAUX	-			VCCAUX	-			VCCAUX	-		
54	PB5A	2		Т	PB6F	5			PB8F	5		
55	PB5B	2	PCLKT2_1***	С	PB7B	4	PCLK4_1***		PB10F	4	PCLK4_1***	
56	PB5D	2			PB7C	4		Т	PB10C	4		Т
57	PB6A	2		Т	PB7D	4		С	PB10D	4		С
58	PB6B	2	PCLKT2_0***	С	PB7F	4	PCLK4_0***		PB10B	4	PCLK4_0***	
59	GND	-			GND	-			GND	-		
60	PB7C	2			PB9A	4		Т	PB12A	4		Т
61	PB7E	2			PB9B	4		С	PB12B	4		С
62	PB8A	2			PB9E	4			PB12E	4		
63	VCCIO2	2			VCCIO4	4			VCCIO4	4		
64	GNDIO2	2			GNDIO4	4			GNDIO4	4		
65	PB8C	2		Т	PB10A	4		Т	PB13A	4		Т
66	PB8D	2		С	PB10B	4		С	PB13B	4		С
67	PB9A	2		Т	PB10C	4		Т	PB13C	4		Т
68	PB9C	2		Т	PB10D	4		С	PB13D	4		С
69	PB9B	2		С	PB10F	4		-	PB14D	4		-
70**	SLEEPN	-	SLEEPN	-	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN	
71	PB9D	2		С	PB11C	4		т	PB16C	4		т
72	PB9F	2		, , , , , , , , , , , , , , , , , , ,	PB11D	4		C	PB16D	4		C
73	PB11D	1		С	PB16B	3		C C	PB20B	3		C C
74	PB11B	1		C C	PB16A	3		T	PB20A	3		T
75	PR11C	1		T	PR15B	3		C*	PR19B	3		C
76	PR10D	1		C	PR15A	3		- T*	PR19A	3		Т
77	PR11A	1		T	PR14D	3		C	PR17D	3		C
78	PR10B	1		C.	PR14C	3		T	PR17C	3		T
79	PR10C	1		T	PR14B	3		C*	PR17B	3		C*
80	PB10A	1		Т	PR14A	3		- T*	PB17A	3		T*
81	PR9D	1			PR13D	3			PB16D	3		-
82	VCCIO1	1			VCCIO3	3			VCCIO3	3		
83	GNDIO1	1			GNDIO3	3			GNDIO3	3		
84	PR9A	1			PR12B	3		C*	PR15B	3		C*
85	PB8C	1			PB12A	3		т*	PB15A	3		T*
86	PB8A	1			PB11B	3		C*	PB14B	3		C*
87	PR7D	1			PR11A	3		T*	PR14A	3		T*
88	GND	-			GND	-			GND	-		-
89	PB7B	1		C	PB10B	3		C*	PB13B	3		C*
90	PR7A	1		т Т	PR10A	3		U T*	PB13A	3		Ŭ T*
91	PB6D	1		C I	PB8B	2		C*	PB10B	2		C*
02	PRAC	1		т	PRA	2		т*	PR10A	2		т*
92	VCC				VCC	-			VCC	-		
0/	PR5D	1			PRAR	2		C:*	PRAR	2		C:*
05	PP5P	1			PRA	2		т*	PPeA	2		т*
90		1			PP5R	2		с*	PP7R	2		с*
07		1		C	PD5A	2		т*	PD74	2		т*
9/		4		U	ACUOS	2		1		2		1
90	GNIDIO1	1			GNDIO2	2			GNDIO2	2		
99						2				2		<u> </u>
100	PR4A	1		Г	PH4C	2			PH5C	2		



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP (Cont.)

		L	CMXO640				LCMXO1200		LCMXO2280			
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
101	PR3D	1		С	PR4B	2		C*	PR5B	2		C*
102	PR3C	1		Т	PR4A	2		T*	PR5A	2		T*
103	PR3B	1		С	PR3D	2		С	PR4D	2		С
104	PR2D	1		С	PR3C	2		Т	PR4C	2		Т
105	PR3A	1		Т	PR3B	2		C*	PR4B	2		C*
106	PR2B	1		С	PR3A	2		T*	PR4A	2		T*
107	PR2C	1		Т	PR2B	2		С	PR3B	2		C*
108	PR2A	1		Т	PR2A	2		Т	PR3A	2		T*
109	PT9F	0		С	PT11D	1		С	PT16D	1		С
110	PT9D	0		С	PT11C	1		Т	PT16C	1		Т
111	PT9E	0		Т	PT11B	1		С	PT16B	1		С
112	PT9B	0		С	PT11A	1		Т	PT16A	1		Т
113	PT9C	0		Т	PT10F	1		С	PT15D	1		С
114	PT9A	0		Т	PT10E	1		Т	PT15C	1		Т
115	PT8C	0			PT10D	1		С	PT14B	1		С
116	PT8B	0		С	PT10C	1		Т	PT14A	1		Т
117	VCCIO0	0			VCCIO1	1			VCCIO1	1		
118	GNDIO0	0			GNDIO1	1			GNDIO1	1		
119	PT8A	0		Т	PT9F	1		С	PT12F	1		С
120	PT7E	0			PT9E	1		Т	PT12E	1		Т
121	PT7C	0			PT9B	1		С	PT12D	1		С
122	PT7A	0			PT9A	1		Т	PT12C	1		Т
123	GND	-			GND	-			GND	-		
124	PT6B	0	PCLK0_1***	С	PT7D	1	PCLK1_1***		PT10B	1	PCLK1_1***	
125	PT6A	0		Т	PT7B	1		С	PT9D	1		С
126	PT5C	0			PT7A	1		Т	PT9C	1		Т
127	PT5B	0	PCLK0_0***		PT6F	0	PCLK1_0***		PT9B	1	PCLK1_0***	
128	VCCAUX	-			VCCAUX	-			VCCAUX	-		
129	VCC	-			VCC	-			VCC	-		
130	PT4D	0			PT5D	0		C	PT7B	0		C
131	PT4B	0		C T	PI5C	0		1	PT/A	0		
132	PT4A	0		1	PI5B	0		C	PT6D	0		
133	PT3F	0			P15A	0		T	PI6E	0		1
134	PT3D	0			PI4B	0			P16F	0		C
135	VCCIOO	0			VCCIOO	0			VCCIOO	0		
136	GNDIO0	0			GNDIOO	0			GNDIO0	0		-
137	PI3B	0		U C	PT3D	0			P14B	U		
138	PT2F	0		U -	PI3C	0			P14A	U		
139	PT3A	0		T C	PT3B	0		C T	PT3B	U C		
140	PT2D	0		С -	PT3A	0		T	PT3A	U C		
141	P12E	0		T C	PT2D	0		С -	P12D	U C		С -
142	PT2B	0		C T	PT2C	0		T	P12C	U C		1
143	P12C	U			P12B	U		U T	P12B	U		
144	PT2A	0		Г	PT2A	0		Т	PT2A	0		I T

*Supports true LVDS outputs.

**NC for "E" devices.

***Primary clock inputs arer single-ended.



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

NameImage <thimage< th="" th<=""><th></th><th></th><th>LCM)</th><th>(O640</th><th></th><th colspan="3">LCMXO1200</th><th colspan="3">LCMXO2280</th><th></th></thimage<>			LCM)	(O640		LCMXO1200			LCMXO2280						
· 1 1 </th <th>Ball Number</th> <th>Ball Function</th> <th>Bank</th> <th>Dual Function</th> <th>Differential</th> <th>Ball Number</th> <th>Ball Function</th> <th>Bank</th> <th>Dual Function</th> <th>Differential</th> <th>Ball Number</th> <th>Ball Function</th> <th>Bank</th> <th>Dual Function</th> <th>Differential</th>	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
··· ··· <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td>VCCIO4</td> <td>VCCIO4</td> <td>4</td> <td></td> <td></td> <td>VCCIO4</td> <td>VCCIO4</td> <td>4</td> <td></td> <td></td>	-	-				VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
M10 PB8A 2 C T M00 PB3A 4 C T M00 PB10 4 C T T00 PB3C 2 C C M10 PB3C 4 C M10 PB10 4 C M10 PB10 4 T01 PB7C 2 C C M10 PB20 4 C M10 PB12 4 T11 PB7C 2 C C M10 PB20 4 C M10 PB12 4 M10 C 2 C M10 PB10 4 C M10 PB12 4 C C M10 VC/GV VC/	-	-				GND	GNDIO4	4			GND	GNDIO4	4		
PHOC PHOC PHOC PHOC PHOC PHOT PHOT PHOT PHOT P	M10	PB6A	2		Т	M10	PB7E	4		Т	M10	PB10A	4		Т
Hule Perrol 2 C Biol Perrol 2 C Biol 4 C Biol 4 Tin Perrol 2 C C Tin Perrol 4 C Tin Perrol 4 Tin Perrol 2 C C Tin Perrol 4 C Tin Perrol NIN NC C C NIN Perrol 4 C C NIN Perrol 4 NCO Viccol Viccol Viccol Viccol Viccol Viccol C NIN Perrol 4 NCO Viccol Viccol NIN Perrol NIN Perrol A Perrol A NCO Viccol Viccol NIN Perrol Viccol NIN Perrol A Perrol A NCO Viccol Viccol NIN Perrol NIN Perrol A Perrol Perrol A NCO Viccol Viccol NIN Perrol A Perrol A Perrol A NCO Viccol Viccol NIN Perrol Perrol Perro	R9	PB6C	2		Т	R9	PB8A	4		Т	R9	PB11C	4		Т
110 PB7C 2 T T00 PB2 4 T T00 PB2 4 C T1 N10 NC I IC T1 PB2 4 ICC IT1 PB2 4 ICC T1 PB2 4 ICC T1 PB2 4 ICC T1 PB2 4 ICC PB2	R10	PB6D	2		С	R10	PB8B	4		С	R10	PB11D	4		С
Th1 PB70 2 C T11 PB80 4 CC T11 PB12 4 C T11 PB12 4 C T1 PP13 4 C T1 PP13 4 C T1 PP13 4 C PT1 PP13 4 C PT13 PP13 4 C PT13 PP13 <	T10	PB7C	2		Т	T10	PB8C	4		Т	T10	PB12A	4		Т
NN0 NO PRE A T NIO PRE A C NI NIO PRE A C C NIO PRE A C C NIO PRE A C NIO N	T11	PB7D	2		С	T11	PB8D	4		С	T11	PB12B	4		С
N1 NC V N1 PB#F 4 C N11 PP120 4 C COCIO2 VCCIO2 2 V VCCIO4 VCCIO4 4 VCCIO4 VCCIO4 4 R11 PB7E 2 V T P11 PB86 4 V T P11 PB138 4 V T T13 PB38 4 V T T13 PB38 4 V T T13 PB30 4 V T T13 PB30 4 V T T13 PB30 4 V T T13 PB140	N10	NC				N10	PB8E	4		Т	N10	PB12C	4		Т
VCICIQ VCICIQ<	N11	NC				N11	PB8F	4		С	N11	PB12D	4		С
OND GNDO 4 OND 4 OND 6ND MD MD MD MDD 4 N11 PESA 2 C T F11 PEBA 4 C R12 PEB33 4 C C P11 PEBA 2 C T P11 PEB30 4 C P11 PE133 4 C C P11 PEBA 2 C T T13 PEB40 4 C P11 PE134 4 C T P12 PB48 2 C T T13 PEB40 4 C T T13 PE140 4 C T T13 PE140 4 C T T14 PE140 4 <td>VCCIO2</td> <td>VCCIO2</td> <td>2</td> <td></td> <td></td> <td>VCCIO4</td> <td>VCCIO4</td> <td>4</td> <td></td> <td></td> <td>VCCIO4</td> <td>VCCIO4</td> <td>4</td> <td></td> <td></td>	VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
H11 PB7E 2 T F11 PB8A 4 T F11 PB1A 4 C T T T T T T T T T T T T T T P11 PB8A 4 C G R11 PB1A 4 C T P12 PB8A 2 C C P11 PB8A 4 C T13 PB1A 4 C T P13 PB8A 2 C T T13 PB1A 4 C T13 PB1A 4 C T T13 PB8A 2 C T T13 PB1A 4 C T13 PB1A 4 C T T13 PB1A 4 C TT T13 PB1A 4 C TT T13 PB1A 4 C T T13 PB1A 4 T T13 PB1A	GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
H12 PB9F 2 C H12 PB98 4 C H12 PB138 4 C H13 P11 PB86 2 C T P11 PB86 4 C P11 PB16 4 C P111 PB16 4 C P111 PB16 4 C P111 PB16 4 C P111 PB16 4 C	R11	PB7E	2		Т	R11	PB9A	4		Т	R11	PB13A	4		Т
PH PB8A 2 T PH1 PB8C 4 T PH1 PB10 4 C PT1 12 PB8D 2 C T T13 PB8C 4 CC P12 PB10 4 C C T13 PB8D 2 C T T13 PB140 4 C T13 PB140 4 C R14 PB160 4 C R14 PB140 4 C R14 PB140 <td>R12</td> <td>PB7F</td> <td>2</td> <td></td> <td>С</td> <td>R12</td> <td>PB9B</td> <td>4</td> <td></td> <td>С</td> <td>R12</td> <td>PB13B</td> <td>4</td> <td></td> <td>С</td>	R12	PB7F	2		С	R12	PB9B	4		С	R12	PB13B	4		С
PI2 PP08 2 C PI2 PP08 4 C PI1 PP08 2 T T T PP08 2 T T T PP08 4 T T T PP14 A 4 C T PP14 A 4 C T PP14 A 4 C T PP14 PP14 A 4 C T PP14 P14	P11	PB8A	2		Т	P11	PB9C	4		Т	P11	PB13C	4		Т
T12 PB80 2 C T12 PB80 4 C T T18 PB14 4 C T12 PB14 R13 PB90 2 C C T12 PB91 4 C C T12 PB14 4 C T12 PB14 PB14 PB14 4 C T13 PB16 4 C T13 PB16 4 C T14 PB10C 4 C R14 PB14 4 C C R14 PB16 4 C R14 R16<	P12	PB8B	2		С	P12	PB9D	4		С	P12	PB13D	4		С
T12 PB80 2 C T12 PB97 4 C C T12 PB148 4 C R13 PB98 2 C T R13 PB100 4 T R13 PB140 4 C R14 PB160 4 C R15 PB160 4 C R16 R10 R100 R10 <t< td=""><td>T13</td><td>PB8C</td><td>2</td><td></td><td>Т</td><td>T13</td><td>PB9E</td><td>4</td><td></td><td>Т</td><td>T13</td><td>PB14A</td><td>4</td><td></td><td>Т</td></t<>	T13	PB8C	2		Т	T13	PB9E	4		Т	T13	PB14A	4		Т
H14 PB80 2 C R14 PB100 4 T R13 PB14D 4 C R13 PB14D 4 C T GMD GND - C R14 PB108 4 C R14 PB34D 4 C C T15 PB35D 2 C C T15 PB15D 4 C T15 PB15D 4 C T15 PB15D 4 C R15 PB16D 4 C R16 PB16D 4 C R16 PB16D 4 C R16 PB16D 4 C R16	T12	PB8D	2		С	T12	PB9F	4		С	T12	PB14B	4		С
R14 PB68 2 C R14 PB108 4 C R14 PB14D 4 C GND GND - GND GND - GND GND - T14 PB8C 2 T T14 PB10C 4 C T15 PB18B 4 C T T15 PB18D 2 C T14 PB10F 4 C T15 PB18B 4 C T P13" <sleepn< td=""> SLEEPN SLEEPN SLEEPN SLEEPN SLEEPN SLEEPN SLEEPN SLEEPN SLEEPN G A T T T P14 PB10F 4 C C T T T P15 PB16 A C C T P15 PB10 A C C RD C T T P16 PB18D A C C T T T P16 PB16D</sleepn<>	R13	PB9A	2		Т	R13	PB10A	4		Т	R13	PB14C	4		Т
GND GND <td>R14</td> <td>PB9B</td> <td>2</td> <td></td> <td>С</td> <td>R14</td> <td>PB10B</td> <td>4</td> <td></td> <td>С</td> <td>R14</td> <td>PB14D</td> <td>4</td> <td></td> <td>С</td>	R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
T14 PBSC 2 C T T14 PB100 4 C T114 PB158 4 C T P13* SLEEPN - SLEE	GND	GND	-		_	GND	GND	-		_	GND	GND	-		_
T15 PB30 2 C T15 PB100 4 C C T15 PB100 4 C C T15 PB100 4 C P13" SLEEPN · SL	T14	PB9C	2		Т	T14	PB10C	4		Т	T14	PB15A	4		Т
P13** SLEEPN - SLEEPN <t< td=""><td>T15</td><td>PB9D</td><td>2</td><td></td><td>С</td><td>T15</td><td>PB10D</td><td>4</td><td></td><td>С</td><td>T15</td><td>PB15B</td><td>4</td><td></td><td>С</td></t<>	T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
PH4 PB10P 2 PH4 PB10P 4 PH4 PB150 4 R15 NC Image: Second Sec	P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
HTS NC Image: Constraint of the second	P14	PB9F	2			P14	PB10F	4		_	P14	PB15D	4		_
Hite PH A C Hite PH <	R15	NC				R15	PB11A	4		1	R15	PB16A	4		1
P16 NC P16 P17	R16	NC				R16	PB11B	4		C	R16	PB16B	4		C
PHB PK PHD PHD <td>P15</td> <td>NC</td> <td></td> <td></td> <td></td> <td>P15</td> <td>PB11C</td> <td>4</td> <td></td> <td>1</td> <td>P15</td> <td>PB16C</td> <td>4</td> <td></td> <td>1</td>	P15	NC				P15	PB11C	4		1	P15	PB16C	4		1
VCCID2 VCCID3 VCCID4 VCCID4<	P16	NC	0			P16	PBIID	4		U.	P16	PBI6D	4		U
Carlo Control 2 Control Carlo Control 4 Control Carlo Contro Carlo Control Carlo Contro </td <td>VCCIO2</td> <td></td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td>4</td> <td></td> <td></td> <td></td> <td></td> <td>4</td> <td></td> <td></td>	VCCIO2		2					4					4		
Carlo Orice Orice <th< td=""><td>GND</td><td>GNDIO2</td><td>2</td><td></td><td></td><td>GND</td><td>GNDIO4</td><td>4</td><td></td><td></td><td>GND</td><td>GNDIO4</td><td>4</td><td></td><td></td></th<>	GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
VCUCH I I PRI3 I C M11 PRI3 I C M11 PRI3 I C M11 PRI3 I C I I I I PRI3 I <td></td> <td>VICCION</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>3</td> <td></td> <td></td> <td></td> <td></td> <td>3</td> <td></td> <td></td>		VICCION	1					3					3		
Mill NC Image Mill PRIDE S CC Mill PRIDE S CC L11 NC Image Image Image S T L11 PRIDE S T Image S T N12 NC Image Mill PRIDE S C* N13 PRIBA S C* M13 PRIBA S C* M13 PRIBA S C* M13 PRIBA S C* M14 PRID S C* M14 PRID S C* M14 PRID S C* M14 PRITA S C* M14 PRITA S C* M14 PRITA S C* M14 PRITA S C*	VCCIUT	NC	-			VCCI03		3		<u> </u>	VCCIU3	VCCIU3	3		<u> </u>
Init	111	NC				111	PR16A	3		т	111	PR20A	3		т
N13 NC N12 N12 N13 PR15A 3 T* N13 PR18A 3 C M13 PR18A 3 C M12 PR17D 3 C M1 PR17D 3 C* M1 PR17D 3 C C* M14 PR17D 3 C* M14 M13 PR14A 3 C* M14 PR17D 3 C* C* M14 PR17D 3 C* C* M14	N12	NC				N12	PB15B	3		C*	N12	PB18B	3		C*
M13 NC M13 PR14D 3 C M14 PR17D 3 C M14 PR11D 1 C N14 PR14B 3 C* N14 PR17D 3 C* T N15 PR11C 1 C N14 PR14B 3 C* N14 PR17B 3 C* C* L13 PR11C 1 C L13 PR13D 3 C L13 PR16D 3 C* M14 PR16D 3 C* M14 PR16D 3 C* M14 PR16D 1 C* M14 PR16D 3 C* M14 PR16D 1 C* M14 PR16D 3 C* M14 PR16D<	N12	NC				N12	PB15A	3		т*	N12	PR18A	3		т*
M12 NC M12 PR14C 3 T M12 PR17C 3 T N14 PR11D 1 C N14 PR14B 3 C* N14 PR17C 3 C* N14 PR11D 1 C N14 PR14B 3 C* N14 PR17B 3 C* N15 PR11C 1 T N15 PR14A 3 C* N14 PR17B 3 C* L13 PR11B 1 C L13 PR13D 3 C L13 PR16D 3 C* L12 PR11A 1 T L12 PR13B 3 C M14 PR16D 3 C* M14 PR108 1 C M14 PR13B 3 C* M14 PR16B 3 C* M14 PR16B 3 C* M14 PR16B 3 C* M14 PR16A 3 C* M14 PR16A 3 C* M14 M15 M15 M15 <t< td=""><td>M13</td><td>NC</td><td></td><td></td><td></td><td>M13</td><td>PB14D</td><td>3</td><td></td><td>C I</td><td>M13</td><td>PB17D</td><td>3</td><td></td><td>C I</td></t<>	M13	NC				M13	PB14D	3		C I	M13	PB17D	3		C I
N14 PR11D 1 C N14 PR14B 3 C* N14 PR17B 3 C* N15 PR11C 1 T N15 PR14A 3 T* N15 PR17A 3 T* L13 PR11B 1 C L13 PR13D 3 C L13 PR16D 3 C L12 PR11A 1 T L12 PR13C 3 T L12 PR16D 3 C* M14 PR16D 3 C C L14 PR108 1 C M14 PR13B 3 C* M14 PR16B 3 C* M14 PR16B 3 C* M14 PR16D 3 C* M14 M16 M10 1 C M16 PR12D 3 C* M16 PR15D	M12	NC				M12	PR14C	3		т	M12	PR17C	3		T
N15 PR11C 1 T N15 PR14A 3 T* N15 PR17A 3 T* L13 PR11B 1 C L13 PR13D 3 C L13 PR16D 3 C L12 PR11A 1 T L12 PR13C 3 T L12 PR16C 3 T M14 PR10B 1 C M14 PR13B 3 C* M14 PR16B 3 C* VCCI01 VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* VCCI01 VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* VCCI01 VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* GND GNDI01 1 C M14 PR13B 3 T* L14 PR16A 3 T* I14 PR10A 1 T <td>N14</td> <td>PR11D</td> <td>1</td> <td></td> <td>С</td> <td>N14</td> <td>PR14B</td> <td>3</td> <td></td> <td>C*</td> <td>N14</td> <td>PR17B</td> <td>3</td> <td></td> <td>C*</td>	N14	PR11D	1		С	N14	PR14B	3		C*	N14	PR17B	3		C*
L13 PR11B 1 C L13 PR13D 3 C L13 PR16D 3 C L12 PR11A 1 T L12 PR13C 3 T L12 PR16D 3 C M14 PR10B 1 C M14 PR13B 3 C* M14 PR16B 3 C* T M14 PR10B 1 C M14 PR13B 3 C* M14 PR16B 3 C* T VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* C* VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* C* GND GND0101 1 C M16 PR12D 3 C GND GND03 3 C* M16 PR16A 3 C* L14 PR10A 1 T L14 PR13A 3 C N16 PR15D 3 C*<	N15	PR11C	1		Т	N15	PR14A	3		T*	N15	PR17A	3		T*
L12 PR11A 1 T L12 PR13C 3 T L12 PR16C 3 T M14 PR10B 1 C M14 PR13B 3 C* M14 PR16B 3 C* VCCI01 VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* GND GNDI01 1 C M14 PR13A 3 C* M14 PR16B 3 C* GND GNDI01 1 C M14 PR13A 3 C* M14 PR16B 3 C* GND GNDI01 1 C M16 PR12D 3 C GND GNDI03 3 C* L14 PR10A 1 T L14 PR13A 3 T* L14 PR16A 3 C* N16 PR10D 1 C N16 PR12D 3 C N16 PR15D 3 C M16 PR10C 1 T	L13	PR11B	1		С	L13	PR13D	3	<u> </u>	С	L13	PR16D	3		С
M14 PR10B 1 C M14 PR13B 3 C* M14 PR16B 3 C* VCCI01 1 C M14 PR13B 3 C* M14 PR16B 3 C* GND VCCI01 1 VCCI03 VCCI03 3 VCCI03 3 VCCI03 3 C* GND GND10 1 C M14 PR13A 3 T* L14 PR16A 3 C* L14 PR10A 1 T L14 PR13A 3 T* L14 PR16A 3 C* T* N16 PR10D 1 C N16 PR12D 3 C N16 PR15D 3 C M14 PR16A 3 C* M16 PR15D 3 C T* T* L14 PR16A 3 C* T* M16 PR15D 3 C* T* M16 PR15D <t< td=""><td>L12</td><td>PR11A</td><td>1</td><td></td><td>Т</td><td>L12</td><td>PR13C</td><td>3</td><td></td><td>Т</td><td>L12</td><td>PR16C</td><td>3</td><td>-</td><td>Т</td></t<>	L12	PR11A	1		Т	L12	PR13C	3		Т	L12	PR16C	3	-	Т
VCCI01 VCCI03 S Image: Constraint of the state of the	M14	PR10B	1		С	M14	PR13B	3		C*	M14	PR16B	3		C*
GND GNDIO1 1 GND GND GNDIO3 3 T* L14 PR10A 1 T L14 PR13A 3 T* L14 PR16A 3 T* N16 PR10D 1 C N16 PR12D 3 C N16 PR15D 3 C C M16 PR10C 1 T M16 PR12C 3 T M16 PR15D 3 C C M15 PR9D 1 C M15 PR12B 3 C* M15 PR15D 3 C* L15 PR9D 1 C M15 PR12A 3 T* L15 PR15A 3 C* L16 PR9B 1 C L16 PR11D 3 C L16<	VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
L14 PR10A 1 T L14 PR13A 3 T* L14 PR16A 3 T* N16 PR10D 1 C N16 PR12D 3 C N16 PR15D 3 C M16 PR10C 1 T M16 PR12C 3 T M16 PR15D 3 C M16 PR10C 1 T M16 PR12C 3 T M16 PR15C 3 T M15 PR9D 1 C M15 PR12B 3 C* M15 PR15B 3 C* L15 PR9C 1 T L15 PR12A 3 T* L15 PR15A 3 T* L16 PR9B 1 C L16 PR11D 3 C L16 PR14D 3 C* L16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13	GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
N16 PR10D 1 C N16 PR12D 3 C N16 PR15D 3 C M16 PR10C 1 T M16 PR12C 3 T M16 PR15D 3 C T M16 PR10C 1 T M16 PR12C 3 T M16 PR15D 3 T M15 PR9D 1 C M15 PR12B 3 C* M15 PR15D 3 C* L15 PR9C 1 T L15 PR12A 3 T* L15 PR15A 3 C* L16 PR9B 1 C L16 PR11D 3 C L16 PR14D 3 C K16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13 PR11B 3 C* <td>L14</td> <td>PR10A</td> <td>1</td> <td></td> <td>Т</td> <td>L14</td> <td>PR13A</td> <td>3</td> <td></td> <td>T*</td> <td>L14</td> <td>PR16A</td> <td>3</td> <td></td> <td>T*</td>	L14	PR10A	1		Т	L14	PR13A	3		T*	L14	PR16A	3		T*
M16 PR10C 1 T M16 PR12C 3 T M16 PR15C 3 T M15 PR9D 1 C M15 PR12B 3 C* M15 PR15C 3 C* L15 PR9C 1 T L15 PR12A 3 T* L15 PR15A 3 C* L16 PR9B 1 C L16 PR11D 3 C L16 PR14D 3 C K16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13 PR11B 3 C* K13 PR14B 3 C*	N16	PR10D	1		С	N16	PR12D	3		С	N16	PR15D	3		С
M15 PR9D 1 C M15 PR12B 3 C* M15 PR16B 3 C* L15 PR9C 1 T L15 PR12A 3 T* L15 PR15A 3 T* L16 PR9B 1 C L16 PR11D 3 C L16 PR14D 3 C K16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13 PR11B 3 C* K13 PR14B 3 C*	M16	PR10C	1		Т	M16	PR12C	3		т	M16	PR15C	3		Т
L15 PR9C 1 T L15 PR12A 3 T* L15 PR15A 3 T* L16 PR9B 1 C L16 PR11D 3 C L16 PR14D 3 C K16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13 PR11B 3 C* K13 PR14B 3 C*	M15	PR9D	1		С	M15	PR12B	3		C*	M15	PR15B	3		C*
L16 PR9B 1 C L16 PR11D 3 C L16 PR14D 3 C K16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13 PR11B 3 C* K13 PR14B 3 C*	L15	PR9C	1		Т	L15	PR12A	3		T*	L15	PR15A	3		T*
K16 PR9A 1 T K16 PR11C 3 T K16 PR14C 3 T K13 PR8D 1 C K13 PR11B 3 C* K13 PR14B 3 C*	L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K13 PR8D 1 C K13 PR11B 3 C* K13 PR14B 3 C*	K16	PR9A	1		Т	K16	PR11C	3		Т	K16	PR14C	3		Т
	K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*



LCMXO2280										
Ball Number	Ball Function	Bank	Dual Function	Differential						
T2	PL20B	6		С						
P6	TMS	5	TMS							
V1	PB2A	5		Т						
U2	PB2B	5		С						
Т3	PB2C	5		Т						
N7	TCK	5	ТСК							
R4	PB2D	5		С						
R5	PB3A	5		Т						
T4	PB3B	5		С						
VCC	VCC	-								
R6	PB3C	5		Т						
P7	PB3D	5		С						
U3	PB4A	5		Т						
T5	PB4B	5		С						
V2	PB4C	5		Т						
N8	TDO	5	TDO							
V3	PB4D	5		С						
Т6	PB5A	5		Т						
GND	GNDIO5	5								
VCCIO5	VCCIO5	5								
U4	PB5B	5		С						
P8	PB5C	5		Т						
T7	PB5D	5		С						
V4	TDI	5	TDI							
R8	PB6A	5		Т						
N9	PB6B	5		С						
U5	PB6C	5		Т						
V5	PB6D	5		С						
U6	PB7A	5		Т						
VCC	VCC	-								
V6	PB7B	5		С						
P9	PB7C	5		Т						
Т8	PB7D	5		С						
U7	PB8A	5		Т						
V7	PB8B	5		С						
M10	VCCAUX	-								
U8	PB8C	5		Т						
V8	PB8D	5		С						
VCCIO5	VCCIO5	5								
GND	GNDIO5	5								
Т9	PB8E	5		Т						
U9	PB8F	5		С						
V9	PB9A	4		Т						



LCMXO2280										
Ball Number	Ball Function	Bank	Dual Function	Differential						
J13	PR10C	2		Т						
M18	PR10B	2		C*						
L18	PR10A	2		Τ*						
GND	GNDIO2	2								
VCCIO2	VCCIO2	2								
H16	PR9D	2		С						
H14	PR9C	2		Т						
K18	PR9B	2		C*						
J18	PR9A	2		Τ*						
J17	PR8D	2		С						
VCC	VCC	-								
H18	PR8C	2		Т						
H17	PR8B	2		C*						
G17	PR8A	2		Τ*						
H13	PR7D	2		С						
H15	PR7C	2		Т						
G18	PR7B	2		C*						
F18	PR7A	2		T*						
G14	PR6D	2		С						
G16	PR6C	2		Т						
VCCIO2	VCCIO2	2								
GND	GNDIO2	2								
E18	PR6B	2		C*						
F17	PR6A	2		Τ*						
G13	PR5D	2		С						
G15	PR5C	2		Т						
E17	PR5B	2		C*						
E16	PR5A	2		Τ*						
GND	GND	-								
F15	PR4D	2		С						
E15	PR4C	2		Т						
D17	PR4B	2		C*						
D18	PR4A	2		Τ*						
B18	PR3D	2		С						
C18	PR3C	2		Т						
C16	PR3B	2		C*						
D16	PR3A	2		Τ*						
C17	PR2B	2		С						
D15	PR2A	2		Т						
VCCIO2	VCCIO2	2								
GND	GNDIO2	2								
GND	GNDIO1	1								
VCCIO1	VCCIO1	1								



LCMXO2280										
Ball Number	Ball Function	Bank	Dual Function	Differential						
F16	GND	-								
H10	GND	-								
H11	GND	-								
H8	GND	-								
H9	GND	-								
J10	GND	-								
J11	GND	-								
J4	GND	-								
J8	GND	-								
J9	GND	-								
K10	GND	-								
K11	GND	-								
K17	GND	-								
K8	GND	-								
K9	GND	-								
L10	GND	-								
L11	GND	-								
L8	GND	-								
L9	GND	-								
N2	GND	-								
P14	GND	-								
P5	GND	-								
R7	GND	-								
F14	VCC	-								
G11	VCC	-								
G9	VCC	-								
H7	VCC	-								
L7	VCC	-								
M9	VCC	-								
H6	VCCIO7	7								
J7	VCCIO7	7								
M7	VCCIO6	6								
K7	VCCIO6	6								
M8	VCCIO5	5								
R9	VCCIO5	5								
M12	VCCIO4	4								
M11	VCCIO4	4								
L12	VCCIO3	3								
K12	VCCIO3	3								
J12	VCCIO2	2								
H12	VCCIO2	2								
G12	VCCIO1	1								
G10	VCCIO1	1								



LCMXO2280										
Ball Number	Ball Function	Bank	Dual Function	Differential						
G8	VCCIO0	0								
G7	VCCIO0	0								

* Supports true LVDS outputs.

** NC for "E" devices.

*** Primary clock inputs are single-ended.



MachXO Family Data Sheet Ordering Information

June 2013

Data Sheet DS1002

Part Number Description



Ordering Information

Note: MachXO devices are dual marked except the slowest commercial speed grade device.bFor example the commercial speed grade LCMXO640E-4F256C is also marked with industrial grade -3I grade.bThe slowest commercial speed grade does not have industrial markings.b The markings appears as follows:



^{© 2012} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	LUTs	Supply Voltage	l/Os	Grade	Package	Pins	Temp.
LCMXO1200E-3TN100C	1200	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMXO1200E-4TN100C	1200	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMXO1200E-5TN100C	1200	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMXO1200E-3TN144C	1200	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMXO1200E-4TN144C	1200	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMXO1200E-5TN144C	1200	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMXO1200E-3MN132C	1200	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMXO1200E-4MN132C	1200	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO1200E-5MN132C	1200	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO1200E-3BN256C	1200	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMXO1200E-4BN256C	1200	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMXO1200E-5BN256C	1200	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMXO1200E-3FTN256C	1200	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMXO1200E-4FTN256C	1200	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMXO1200E-5FTN256C	1200	1.2V	211	-5	Lead-Free ftBGA	256	COM
·			•	•			•

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280E-3TN100C	2280	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMXO2280E-4TN100C	2280	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMXO2280E-5TN100C	2280	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMXO2280E-3TN144C	2280	1.2V	113	-3	Lead-Free TQFP	144	СОМ
LCMXO2280E-4TN144C	2280	1.2V	113	-4	Lead-Free TQFP	144	СОМ
LCMXO2280E-5TN144C	2280	1.2V	113	-5	Lead-Free TQFP	144	СОМ
LCMXO2280E-3MN132C	2280	1.2V	101	-3	Lead-Free csBGA	132	СОМ
LCMXO2280E-4MN132C	2280	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO2280E-5MN132C	2280	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO2280E-3BN256C	2280	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMXO2280E-4BN256C	2280	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMXO2280E-5BN256C	2280	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMXO2280E-3FTN256C	2280	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMXO2280E-4FTN256C	2280	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMXO2280E-5FTN256C	2280	1.2V	211	-5	Lead-Free ftBGA	256	COM
LCMXO2280E-3FTN324C	2280	1.2V	271	-3	Lead-Free ftBGA	324	COM
LCMXO2280E-4FTN324C	2280	1.2V	271	-4	Lead-Free ftBGA	324	COM
LCMXO2280E-5FTN324C	2280	1.2V	271	-5	Lead-Free ftBGA	324	COM