

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 80 |
| Number of Logic Elements/Cells | 640 |
| Total RAM Bits | - |
| Number of I/O | 101 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 132-LFBGA, CSPBGA |
| Supplier Device Package | 132-CSPBGA (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640e-3mn132c |

June 2013

Data Sheet DS1002

Features

- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - Single chip, no external configuration memory required
 - Excellent design security, no bit stream to intercept
 - Reconfigure SRAM based logic in milliseconds
 - SRAM and non-volatile memory programmable through JTAG port
 - Supports background programming of non-volatile memory
- **Sleep Mode**
 - Allows up to 100x static current reduction
- **TransFR™ Reconfiguration (TFR)**
 - In-field logic update while system operates
- **High I/O to Logic Density**
 - 256 to 2280 LUT4s
 - 73 to 271 I/Os with extensive package options
 - Density migration supported
 - Lead free/RoHS compliant packaging
- **Embedded and Distributed Memory**
 - Up to 27.6 Kbits sysMEM™ Embedded Block RAM
 - Up to 7.7 Kbits distributed RAM
 - Dedicated FIFO control logic

Table 1-1. MachXO Family Selection Guide

| Device | LCMXO256 | LCMXO640 | LCMXO1200 | LCMXO2280 |
|-------------------------------------|------------------|------------------|------------------|------------------|
| LUTs | 256 | 640 | 1200 | 2280 |
| Dist. RAM (Kbits) | 2.0 | 6.1 | 6.4 | 7.7 |
| EBR SRAM (Kbits) | 0 | 0 | 9.2 | 27.6 |
| Number of EBR SRAM Blocks (9 Kbits) | 0 | 0 | 1 | 3 |
| V _{CC} Voltage | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V |
| Number of PLLs | 0 | 0 | 1 | 2 |
| Max. I/O | 78 | 159 | 211 | 271 |
| Packages | | | | |
| 100-pin TQFP (14x14 mm) | 78 | 74 | 73 | 73 |
| 144-pin TQFP (20x20 mm) | | 113 | 113 | 113 |
| 100-ball csBGA (8x8 mm) | 78 | 74 | | |
| 132-ball csBGA (8x8 mm) | | 101 | 101 | 101 |
| 256-ball caBGA (14x14 mm) | | 159 | 211 | 211 |
| 256-ball ftBGA (17x17 mm) | | 159 | 211 | 211 |
| 324-ball ftBGA (19x19 mm) | | | | 271 |

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

| | Logic | Ripple | RAM | ROM |
|-----------|--------------------|-----------------------|---------|--------------|
| PFU Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | SP 16x2 | ROM 16x1 x 2 |
| PFF Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | N/A | ROM 16x1 x 2 |

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| | SPR16x2 | DPR16x2 |
|------------------|---------|---------|
| Number of Slices | 1 | 2 |

Note: SPR = Single Port RAM, DPR = Dual Port RAM

Table 2-8. I/O Support Device by Device

| | MachXO256 | MachXO640 | MachXO1200 | MachXO2280 |
|--|---|---|---|---|
| Number of I/O Banks | 2 | 4 | 8 | 8 |
| Type of Input Buffers | Single-ended (all I/O Banks) | Single-ended (all I/O Banks) | Single-ended (all I/O Banks) Differential Receivers (all I/O Banks) | Single-ended (all I/O Banks) Differential Receivers (all I/O Banks) |
| Types of Output Buffers | Single-ended buffers with complementary outputs (all I/O Banks) | Single-ended buffers with complementary outputs (all I/O Banks) | Single-ended buffers with complementary outputs (all I/O Banks) Differential buffers with true LVDS outputs (50% on left and right side) | Single-ended buffers with complementary outputs (all I/O Banks) Differential buffers with true LVDS outputs (50% on left and right side) |
| Differential Output Emulation Capability | All I/O Banks | All I/O Banks | All I/O Banks | All I/O Banks |
| PCI Support | No | No | Top side only | Top side only |

Table 2-9. Supported Input Standards

| Input Standard | VCCIO (Typ.) | | | | |
|--|--------------|------|------|------|------|
| | 3.3V | 2.5V | 1.8V | 1.5V | 1.2V |
| Single Ended Interfaces | | | | | |
| LVTTL | Yes | Yes | Yes | Yes | Yes |
| LVCMOS33 | Yes | Yes | Yes | Yes | Yes |
| LVCMOS25 | Yes | Yes | Yes | Yes | Yes |
| LVCMOS18 | | | Yes | | |
| LVCMOS15 | | | | Yes | |
| LVCMOS12 | Yes | Yes | Yes | Yes | Yes |
| PCI ¹ | Yes | | | | |
| Differential Interfaces | | | | | |
| BLVDS ² , LVDS ² , LVPECL ² , RSDS ² | Yes | Yes | Yes | Yes | Yes |

1. Top Banks of MachXO1200 and MachXO2280 devices only.

2. MachXO1200 and MachXO2280 devices only.

Figure 2-18. MachXO2280 Banks





Figure 2-19. MachXO1200 Banks



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tri-stated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Table 2-11. Characteristics of Normal, Off and Sleep Modes

| Characteristic | Normal | Off | Sleep |
|---------------------------------|---------------|-----------------|-----------------|
| SLEEPN Pin | High | — | Low |
| Static I_{CC} | Typical <10mA | 0 | Typical <100uA |
| I/O Leakage | <10 μ A | <1mA | <10 μ A |
| Power Supplies VCC/VCCIO/VCCAUX | Normal Range | 0 | Normal Range |
| Logic Operation | User Defined | Non Operational | Non operational |
| I/O Operation | User Defined | Tri-state | Tri-state |
| JTAG and Programming circuitry | Operational | Non-operational | Non-operational |
| EBR Contents and Registers | Maintained | Non-maintained | Non-maintained |

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1} ; MachXO640: V_{CCIO2} ; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.

MachXO256 and MachXO640 Hot Socketing Specifications^{1, 2, 3}

| Symbol | Parameter | Condition | Min. | Typ. | Max | Units |
|----------|------------------------------|-----------------------------------|------|------|---------|---------|
| I_{DK} | Input or I/O leakage Current | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | — | — | +/-1000 | μA |

1. Insensitive to sequence of V_{CC} , V_{CCAUX} , and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} , and V_{CCIO} .

2. $0 \leq V_{CC} \leq V_{CC}$ (MAX), $0 \leq V_{CCIO} \leq V_{CCIO}$ (MAX) and $0 \leq V_{CCAUX} \leq V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PD} or I_{BH} .

MachXO1200 and MachXO2280 Hot Socketing Specifications^{1, 2, 3}

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|--|------------------------------|------------------------------------|------|------|---------|---------|
| Non-LVDS General Purpose sysIos | | | | | | |
| I_{DK} | Input or I/O Leakage Current | $0 \leq V_{IN} \leq V_{IH}$ (MAX.) | — | — | +/-1000 | μA |
| LVDS General Purpose sysIos | | | | | | |
| I_{DK_LVDS} | Input or I/O Leakage Current | $V_{IN} \leq V_{CCIO}$ | — | — | +/-1000 | μA |
| | | $V_{IN} > V_{CCIO}$ | — | 35 | — | mA |

1. Insensitive to sequence of V_{CC} , V_{CCAUX} , and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} , and V_{CCIO} .

2. $0 \leq V_{CC} \leq V_{CC}$ (MAX), $0 \leq V_{CCIO} \leq V_{CCIO}$ (MAX), and $0 \leq V_{CCAUX} \leq V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .

DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|-------------------------------------|--|--|----------------|------|----------------|---------|
| I_{IL}, I_{IH} ^{1, 4, 5} | Input or I/O Leakage | $0 \leq V_{IN} \leq (V_{CCIO} - 0.2V)$ | — | — | 10 | μA |
| | | $(V_{CCIO} - 0.2V) < V_{IN} \leq 3.6V$ | — | — | 40 | μA |
| I_{PU} | I/O Active Pull-up Current | $0 \leq V_{IN} \leq 0.7 V_{CCIO}$ | -30 | — | -150 | μA |
| I_{PD} | I/O Active Pull-down Current | V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX) | 30 | — | 150 | μA |
| $I_{B HLS}$ | Bus Hold Low sustaining current | $V_{IN} = V_{IL}$ (MAX) | 30 | — | — | μA |
| $I_{B HHS}$ | Bus Hold High sustaining current | $V_{IN} = 0.7V_{CCIO}$ | -30 | — | — | μA |
| $I_{B HLO}$ | Bus Hold Low Overdrive current | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | — | — | 150 | μA |
| $I_{B HHO}$ | Bus Hold High Overdrive current | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | — | — | -150 | μA |
| V_{BHT} ³ | Bus Hold trip Points | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | V_{IL} (MAX) | — | V_{IH} (MIN) | V |
| C1 | I/O Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V$, $V_{CC} = \text{Typ.}$, $V_{IO} = 0$ to V_{IH} (MAX) | — | 8 | — | pf |
| C2 | Dedicated Input Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V$, $V_{CC} = \text{Typ.}$, $V_{IO} = 0$ to V_{IH} (MAX) | — | 8 | — | pf |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25°C, $f = 1.0MHz$

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. Not applicable to SLEEPN pin.

5. When V_{IH} is higher than V_{CCIO} , a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For MachXO1200 and MachXO2280 true LVDS output pins, V_{IH} must be less than or equal to V_{CCIO} .

Initialization Supply Current^{1, 2, 3, 4}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|--------------------|---|--------------|-------------------|-------|
| I _{CC} | Core Power Supply | LCMxo256C | 13 | mA |
| | | LCMxo640C | 17 | mA |
| | | LCMxo1200C | 21 | mA |
| | | LCMxo2280C | 23 | mA |
| | | LCMxo256E | 10 | mA |
| | | LCMxo640E | 14 | mA |
| | | LCMxo1200E | 18 | mA |
| | | LCMxo2280E | 20 | mA |
| I _{CCAUX} | Auxiliary Power Supply V _{CCAUX} = 3.3V | LCMxo256C/E | 10 | mA |
| | | LCMxo640E/C | 13 | mA |
| | | LCMxo1200E/C | 24 | mA |
| | | LCMxo2280E/C | 25 | mA |
| I _{CCIO} | Bank Power Supply ⁶ | All devices | 2 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V_{CCIO} or GND.
3. Frequency = 0MHz.
4. Typical user pattern.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per Bank, V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

Programming and Erase Flash Supply Current^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|--------------------|---|--------------|-------------------|-------|
| I _{CC} | Core Power Supply | LCMxo256C | 9 | mA |
| | | LCMxo640C | 11 | mA |
| | | LCMxo1200C | 16 | mA |
| | | LCMxo2280C | 22 | mA |
| | | LCMxo256E | 6 | mA |
| | | LCMxo640E | 8 | mA |
| | | LCMxo1200E | 12 | mA |
| | | LCMxo2280E | 14 | mA |
| I _{CCAUX} | Auxiliary Power Supply V _{CCAUX} = 3.3V | LCMxo256C/E | 8 | mA |
| | | LCMxo640C/E | 10 | mA |
| | | LCMxo1200/E | 15 | mA |
| | | LCMxo2280C/E | 16 | mA |
| I _{CCIO} | Bank Power Supply ⁶ | All devices | 2 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V_{CCIO} or GND.
3. Typical user pattern.
4. JTAG programming is at 25MHz.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per Bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

sysIO Differential Electrical Characteristics

LVDS


Over Recommended Operating Conditions

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. | Max. | Units |
|--------------------|--|--|-------------|------|-------|---------------|
| V_{INP}, V_{INM} | Input Voltage | | 0 | — | 2.4 | V |
| V_{THD} | Differential Input Threshold | | +/-100 | — | — | mV |
| V_{CM} | Input Common Mode Voltage | $100\text{mV} \leq V_{THD}$ | $V_{THD}/2$ | 1.2 | 1.8 | V |
| | | $200\text{mV} \leq V_{THD}$ | $V_{THD}/2$ | 1.2 | 1.9 | V |
| | | $350\text{mV} \leq V_{THD}$ | $V_{THD}/2$ | 1.2 | 2.0 | V |
| I_{IN} | Input current | Power on | — | — | +/-10 | μA |
| V_{OH} | Output high voltage for V_{OP} or V_{OM} | $R_T = 100 \text{ Ohm}$ | — | 1.38 | 1.60 | V |
| V_{OL} | Output low voltage for V_{OP} or V_{OM} | $R_T = 100 \text{ Ohm}$ | 0.9V | 1.03 | — | V |
| V_{OD} | Output voltage differential | $(V_{OP} - V_{OM}), R_T = 100 \text{ Ohm}$ | 250 | 350 | 450 | mV |
| ΔV_{OD} | Change in V_{OD} between high and low | | — | — | 50 | mV |
| V_{OS} | Output voltage offset | $(V_{OP} - V_{OM})/2, R_T = 100 \text{ Ohm}$ | 1.125 | 1.25 | 1.375 | V |
| ΔV_{OS} | Change in V_{OS} between H and L | | — | — | 50 | mV |
| I_{OSD} | Output short circuit current | $V_{OD} = 0\text{V}$ Driver outputs shorted | — | — | 6 | mA |

LVDS Emulation

MachXO devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are $\pm 1\%$.

The LVDS differential input buffers are available on certain devices in the MachXO family.

MachXO External Switching Characteristics¹

Over Recommended Operating Conditions

| Parameter | Description | Device | -5 | | -4 | | -3 | | Units |
|--|---|-----------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| General I/O Pin Parameters (Using Global Clock without PLL)¹ | | | | | | | | | |
| t _{PD} | Best Case t _{PD} Through 1 LUT | LCMxo256 | — | 3.5 | — | 4.2 | — | 4.9 | ns |
| | | LCMxo640 | — | 3.5 | — | 4.2 | — | 4.9 | ns |
| | | LCMxo1200 | — | 3.6 | — | 4.4 | — | 5.1 | ns |
| | | LCMxo2280 | — | 3.6 | — | 4.4 | — | 5.1 | ns |
| t _{CO} | Best Case Clock to Output - From PFU | LCMxo256 | — | 4.0 | — | 4.8 | — | 5.6 | ns |
| | | LCMxo640 | — | 4.0 | — | 4.8 | — | 5.7 | ns |
| | | LCMxo1200 | — | 4.3 | — | 5.2 | — | 6.1 | ns |
| | | LCMxo2280 | — | 4.3 | — | 5.2 | — | 6.1 | ns |
| t _{SU} | Clock to Data Setup - To PFU | LCMxo256 | 1.3 | — | 1.6 | — | 1.8 | — | ns |
| | | LCMxo640 | 1.1 | — | 1.3 | — | 1.5 | — | ns |
| | | LCMxo1200 | 1.1 | — | 1.3 | — | 1.6 | — | ns |
| | | LCMxo2280 | 1.1 | — | 1.3 | — | 1.5 | — | ns |
| t _H | Clock to Data Hold - To PFU | LCMxo256 | -0.3 | — | -0.3 | — | -0.3 | — | ns |
| | | LCMxo640 | -0.1 | — | -0.1 | — | -0.1 | — | ns |
| | | LCMxo1200 | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| | | LCMxo2280 | -0.4 | — | -0.4 | — | -0.4 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | LCMxo256 | — | 600 | — | 550 | — | 500 | MHz |
| | | LCMxo640 | — | 600 | — | 550 | — | 500 | MHz |
| | | LCMxo1200 | — | 600 | — | 550 | — | 500 | MHz |
| | | LCMxo2280 | — | 600 | — | 550 | — | 500 | MHz |
| t _{SKEW_PRI} | Global Clock Skew Across Device | LCMxo256 | — | 200 | — | 220 | — | 240 | ps |
| | | LCMxo640 | — | 200 | — | 220 | — | 240 | ps |
| | | LCMxo1200 | — | 220 | — | 240 | — | 260 | ps |
| | | LCMxo2280 | — | 220 | — | 240 | — | 260 | ps |

1. General timing numbers based on LVCMS2.5V, 12 mA.

Rev. A 0.19

MachXO Family Timing Adders^{1, 2, 3}

Over Recommended Operating Conditions

| Buffer Type | Description | -5 | -4 | -3 | Units |
|-------------------------|-----------------------|-------|-------|-------|-------|
| Input Adjusters | | | | | |
| LVDS25 ⁴ | LVDS | 0.44 | 0.53 | 0.61 | ns |
| BLVDS25 ⁴ | BLVDS | 0.44 | 0.53 | 0.61 | ns |
| LVPECL33 ⁴ | LVPECL | 0.42 | 0.50 | 0.59 | ns |
| LVTTL33 | LVTTL | 0.01 | 0.01 | 0.01 | ns |
| LVCMOS33 | LVCMOS 3.3 | 0.01 | 0.01 | 0.01 | ns |
| LVCMOS25 | LVCMOS 2.5 | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS18 | LVCMOS 1.8 | 0.07 | 0.08 | 0.10 | ns |
| LVCMOS15 | LVCMOS 1.5 | 0.14 | 0.17 | 0.19 | ns |
| LVCMOS12 | LVCMOS 1.2 | 0.40 | 0.48 | 0.56 | ns |
| PCI33 ⁴ | PCI | 0.01 | 0.01 | 0.01 | ns |
| Output Adjusters | | | | | |
| LVDS25E | LVDS 2.5 E | -0.13 | -0.15 | -0.18 | ns |
| LVDS25 ⁴ | LVDS 2.5 | -0.21 | -0.26 | -0.30 | ns |
| BLVDS25 | BLVDS 2.5 | -0.03 | -0.03 | -0.04 | ns |
| LVPECL33 | LVPECL 3.3 | 0.04 | 0.04 | 0.05 | ns |
| LVTTL33_4mA | LVTTL 4mA drive | 0.04 | 0.04 | 0.05 | ns |
| LVTTL33_8mA | LVTTL 8mA drive | 0.06 | 0.07 | 0.08 | ns |
| LVTTL33_12mA | LVTTL 12mA drive | -0.01 | -0.01 | -0.01 | ns |
| LVTTL33_16mA | LVTTL 16mA drive | 0.50 | 0.60 | 0.70 | ns |
| LVCMOS33_4mA | LVCMOS 3.3 4mA drive | 0.04 | 0.04 | 0.05 | ns |
| LVCMOS33_8mA | LVCMOS 3.3 8mA drive | 0.06 | 0.07 | 0.08 | ns |
| LVCMOS33_12mA | LVCMOS 3.3 12mA drive | -0.01 | -0.01 | -0.01 | ns |
| LVCMOS33_14mA | LVCMOS 3.3 14mA drive | 0.50 | 0.60 | 0.70 | ns |
| LVCMOS25_4mA | LVCMOS 2.5 4mA drive | 0.05 | 0.06 | 0.07 | ns |
| LVCMOS25_8mA | LVCMOS 2.5 8mA drive | 0.10 | 0.12 | 0.13 | ns |
| LVCMOS25_12mA | LVCMOS 2.5 12mA drive | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS25_14mA | LVCMOS 2.5 14mA drive | 0.34 | 0.40 | 0.47 | ns |
| LVCMOS18_4mA | LVCMOS 1.8 4mA drive | 0.11 | 0.13 | 0.15 | ns |
| LVCMOS18_8mA | LVCMOS 1.8 8mA drive | 0.05 | 0.06 | 0.06 | ns |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive | -0.06 | -0.07 | -0.08 | ns |
| LVCMOS18_14mA | LVCMOS 1.8 14mA drive | 0.06 | 0.07 | 0.09 | ns |
| LVCMOS15_4mA | LVCMOS 1.5 4mA drive | 0.15 | 0.19 | 0.22 | ns |
| LVCMOS15_8mA | LVCMOS 1.5 8mA drive | 0.05 | 0.06 | 0.07 | ns |
| LVCMOS12_2mA | LVCMOS 1.2 2mA drive | 0.26 | 0.31 | 0.36 | ns |
| LVCMOS12_6mA | LVCMOS 1.2 6mA drive | 0.05 | 0.06 | 0.07 | ns |
| PCI33 ⁴ | PCI33 | 1.85 | 2.22 | 2.59 | ns |

1. Timing adders are characterized but not tested on every device.
2. LVCMOS timing is measured with the load specified in Switching Test Conditions table.
3. All other standards tested according to the appropriate specifications.
4. I/O standard only available in LCMXO1200 and LCMXO2280 devices.

Rev. A 0.19

LCMxo256 and LCMxo640 Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | LCMxo256 | | | | LCMxo640 | | | |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 85 | PT4B | 0 | PCLK0_1** | C | PT6B | 0 | PCLK0_1** | |
| 86 | PT4A | 0 | PCLK0_0** | T | PT5B | 0 | PCLK0_0** | C |
| 87 | PT3D | 0 | | C | PT5A | 0 | | T |
| 88 | VCCAUX | - | | | VCCAUX | - | | |
| 89 | PT3C | 0 | | T | PT4F | 0 | | |
| 90 | VCC | - | | | VCC | - | | |
| 91 | PT3B | 0 | | C | PT3F | 0 | | |
| 92 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| 93 | GNDIO0 | 0 | | | GNDIO0 | 0 | | |
| 94 | PT3A | 0 | | T | PT3B | 0 | | C |
| 95 | PT2F | 0 | | C | PT3A | 0 | | T |
| 96 | PT2E | 0 | | T | PT2F | 0 | | C |
| 97 | PT2D | 0 | | C | PT2E | 0 | | T |
| 98 | PT2C | 0 | | T | PT2B | 0 | | C |
| 99 | PT2B | 0 | | C | PT2C | 0 | | |
| 100 | PT2A | 0 | | T | PT2A | 0 | | T |

* NC for "E" devices.

** Primary clock inputs are single-ended.

LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | LCMxo1200 | | | | LCMxo2280 | | | |
|------------|------------------|------|---------------|--------------|------------------|------|---------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 42 | PB9A | 4 | | T | PB12A | 4 | | T |
| 43 | PB9B | 4 | | C | PB12B | 4 | | C |
| 44 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| 45 | PB10A | 4 | | T | PB13A | 4 | | T |
| 46 | PB10B | 4 | | C | PB13B | 4 | | C |
| 47** | SLEEPN | - | SLEEPN | | SLEEPN | - | SLEEPN | |
| 48 | PB11A | 4 | | T | PB16A | 4 | | T |
| 49 | PB11B | 4 | | C | PB16B | 4 | | C |
| 50** | GNDIO3 GNDIO4 | - | | | GNDIO3 GNDIO4 | - | | |
| 51 | PR16B | 3 | | | PR19B | 3 | | |
| 52 | PR15B | 3 | | C* | PR18B | 3 | | C* |
| 53 | PR15A | 3 | | T* | PR18A | 3 | | T* |
| 54 | PR14B | 3 | | C* | PR17B | 3 | | C* |
| 55 | PR14A | 3 | | T* | PR17A | 3 | | T* |
| 56 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| 57 | PR12B | 3 | | C* | PR15B | 3 | | C* |
| 58 | PR12A | 3 | | T* | PR15A | 3 | | T* |
| 59 | GND | - | | | GND | - | | |
| 60 | PR10B | 3 | | C* | PR13B | 3 | | C* |
| 61 | PR10A | 3 | | T* | PR13A | 3 | | T* |
| 62 | PR9B | 3 | | C* | PR11B | 3 | | C* |
| 63 | PR9A | 3 | | T* | PR11A | 3 | | T* |
| 64 | PR8B | 2 | | C* | PR10B | 2 | | C* |
| 65 | PR8A | 2 | | T* | PR10A | 2 | | T* |
| 66 | VCC | - | | | VCC | - | | |
| 67 | PR6C | 2 | | | PR8C | 2 | | |
| 68 | PR6B | 2 | | C* | PR8B | 2 | | C* |
| 69 | PR6A | 2 | | T* | PR8A | 2 | | T* |
| 70 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| 71 | PR4D | 2 | | | PR5D | 2 | | |
| 72 | PR4B | 2 | | C* | PR5B | 2 | | C* |
| 73 | PR4A | 2 | | T* | PR5A | 2 | | T* |
| 74 | PR2B | 2 | | C | PR3B | 2 | | C* |
| 75 | PR2A | 2 | | T | PR3A | 2 | | T* |
| 76** | GNDIO1 GNDIO2 | - | | | GNDIO1 GNDIO2 | - | | |
| 77 | PT11C | 1 | | | PT15C | 1 | | |
| 78 | PT11B | 1 | | C | PT14B | 1 | | C |
| 79 | PT11A | 1 | | T | PT14A | 1 | | T |
| 80 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| 81 | PT9E | 1 | | | PT12D | 1 | | C |

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 144 TQFP (Cont.)**

| Pin Number | LCMxo640 | | | | LCMxo1200 | | | | LCMxo2280 | | | |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 51 | TDI | 2 | TDI | | TDI | 5 | TDI | | TDI | 5 | TDI | |
| 52 | VCC | - | | | VCC | - | | | VCC | - | | |
| 53 | VCCAUX | - | | | VCCAUX | - | | | VCCAUX | - | | |
| 54 | PB5A | 2 | | T | PB6F | 5 | | | PB8F | 5 | | |
| 55 | PB5B | 2 | PCLKT2_1*** | C | PB7B | 4 | PCLK4_1*** | | PB10F | 4 | PCLK4_1*** | |
| 56 | PB5D | 2 | | | PB7C | 4 | | | PB10C | 4 | | T |
| 57 | PB6A | 2 | | T | PB7D | 4 | | | PB10D | 4 | | C |
| 58 | PB6B | 2 | PCLKT2_0*** | C | PB7F | 4 | PCLK4_0*** | | PB10B | 4 | PCLK4_0*** | |
| 59 | GND | - | | | GND | - | | | GND | - | | |
| 60 | PB7C | 2 | | | PB9A | 4 | | | PB12A | 4 | | T |
| 61 | PB7E | 2 | | | PB9B | 4 | | | PB12B | 4 | | C |
| 62 | PB8A | 2 | | | PB9E | 4 | | | PB12E | 4 | | |
| 63 | VCCIO2 | 2 | | | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| 64 | GNDIO2 | 2 | | | GNDIO4 | 4 | | | GNDIO4 | 4 | | |
| 65 | PB8C | 2 | | T | PB10A | 4 | | | PB13A | 4 | | T |
| 66 | PB8D | 2 | | C | PB10B | 4 | | | PB13B | 4 | | C |
| 67 | PB9A | 2 | | T | PB10C | 4 | | | PB13C | 4 | | T |
| 68 | PB9C | 2 | | T | PB10D | 4 | | | PB13D | 4 | | C |
| 69 | PB9B | 2 | | C | PB10F | 4 | | | PB14D | 4 | | |
| 70** | SLEEPN | - | SLEEPN | | SLEEPN | - | SLEEPN | | SLEEPN | - | SLEEPN | |
| 71 | PB9D | 2 | | C | PB11C | 4 | | | PB16C | 4 | | T |
| 72 | PB9F | 2 | | | PB11D | 4 | | | PB16D | 4 | | C |
| 73 | PR11D | 1 | | C | PR16B | 3 | | | PR20B | 3 | | C |
| 74 | PR11B | 1 | | C | PR16A | 3 | | | PR20A | 3 | | T |
| 75 | PR11C | 1 | | T | PR15B | 3 | | | PR19B | 3 | | C |
| 76 | PR10D | 1 | | C | PR15A | 3 | | | PR19A | 3 | | T |
| 77 | PR11A | 1 | | T | PR14D | 3 | | | PR17D | 3 | | C |
| 78 | PR10B | 1 | | C | PR14C | 3 | | | PR17C | 3 | | T |
| 79 | PR10C | 1 | | T | PR14B | 3 | | | PR17B | 3 | | C* |
| 80 | PR10A | 1 | | T | PR14A | 3 | | | PR17A | 3 | | T* |
| 81 | PR9D | 1 | | | PR13D | 3 | | | PR16D | 3 | | |
| 82 | VCCIO1 | 1 | | | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| 83 | GNDIO1 | 1 | | | GNDIO3 | 3 | | | GNDIO3 | 3 | | |
| 84 | PR9A | 1 | | | PR12B | 3 | | | PR15B | 3 | | C* |
| 85 | PR8C | 1 | | | PR12A | 3 | | | PR15A | 3 | | T* |
| 86 | PR8A | 1 | | | PR11B | 3 | | | PR14B | 3 | | C* |
| 87 | PR7D | 1 | | | PR11A | 3 | | | PR14A | 3 | | T* |
| 88 | GND | - | | | GND | - | | | GND | - | | |
| 89 | PR7B | 1 | | C | PR10B | 3 | | | PR13B | 3 | | C* |
| 90 | PR7A | 1 | | T | PR10A | 3 | | | PR13A | 3 | | T* |
| 91 | PR6D | 1 | | C | PR8B | 2 | | | PR10B | 2 | | C* |
| 92 | PR6C | 1 | | T | PR8A | 2 | | | PR10A | 2 | | T* |
| 93 | VCC | - | | | VCC | - | | | VCC | - | | |
| 94 | PR5D | 1 | | | PR6B | 2 | | | PR8B | 2 | | C* |
| 95 | PR5B | 1 | | | PR6A | 2 | | | PR8A | 2 | | T* |
| 96 | PR4D | 1 | | | PR5B | 2 | | | PR7B | 2 | | C* |
| 97 | PR4B | 1 | | C | PR5A | 2 | | | PR7A | 2 | | T* |
| 98 | VCCIO1 | 1 | | | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| 99 | GNDIO1 | 1 | | | GNDIO2 | 2 | | | GNDIO2 | 2 | | |
| 100 | PR4A | 1 | | T | PR4C | 2 | | | PR5C | 2 | | |

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 144 TQFP (Cont.)**

| Pin Number | LCMxo640 | | | | LCMxo1200 | | | | LCMxo2280 | | | | |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|---------------|--------|---------------|--------------|----|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | |
| 101 | PR3D | 1 | | C | PR4B | 2 | | | C* | PR5B | 2 | | C* |
| 102 | PR3C | 1 | | T | PR4A | 2 | | | T* | PR5A | 2 | | T* |
| 103 | PR3B | 1 | | C | PR3D | 2 | | | C | PR4D | 2 | | C |
| 104 | PR2D | 1 | | C | PR3C | 2 | | | T | PR4C | 2 | | T |
| 105 | PR3A | 1 | | T | PR3B | 2 | | | C* | PR4B | 2 | | C* |
| 106 | PR2B | 1 | | C | PR3A | 2 | | | T* | PR4A | 2 | | T* |
| 107 | PR2C | 1 | | T | PR2B | 2 | | | C | PR3B | 2 | | C* |
| 108 | PR2A | 1 | | T | PR2A | 2 | | | T | PR3A | 2 | | T* |
| 109 | PT9F | 0 | | C | PT11D | 1 | | | C | PT16D | 1 | | C |
| 110 | PT9D | 0 | | C | PT11C | 1 | | | T | PT16C | 1 | | T |
| 111 | PT9E | 0 | | T | PT11B | 1 | | | C | PT16B | 1 | | C |
| 112 | PT9B | 0 | | C | PT11A | 1 | | | T | PT16A | 1 | | T |
| 113 | PT9C | 0 | | T | PT10F | 1 | | | C | PT15D | 1 | | C |
| 114 | PT9A | 0 | | T | PT10E | 1 | | | T | PT15C | 1 | | T |
| 115 | PT8C | 0 | | | PT10D | 1 | | | C | PT14B | 1 | | C |
| 116 | PT8B | 0 | | C | PT10C | 1 | | | T | PT14A | 1 | | T |
| 117 | VCCIO0 | 0 | | | VCCIO1 | 1 | | | | VCCIO1 | 1 | | |
| 118 | GNDIO0 | 0 | | | GNDIO1 | 1 | | | | GNDIO1 | 1 | | |
| 119 | PT8A | 0 | | T | PT9F | 1 | | | C | PT12F | 1 | | C |
| 120 | PT7E | 0 | | | PT9E | 1 | | | T | PT12E | 1 | | T |
| 121 | PT7C | 0 | | | PT9B | 1 | | | C | PT12D | 1 | | C |
| 122 | PT7A | 0 | | | PT9A | 1 | | | T | PT12C | 1 | | T |
| 123 | GND | - | | | GND | - | | | | GND | - | | |
| 124 | PT6B | 0 | PCLK0_1*** | C | PT7D | 1 | PCLK1_1*** | | | PT10B | 1 | PCLK1_1*** | |
| 125 | PT6A | 0 | | T | PT7B | 1 | | | C | PT9D | 1 | | C |
| 126 | PT5C | 0 | | | PT7A | 1 | | | T | PT9C | 1 | | T |
| 127 | PT5B | 0 | PCLK0_0*** | | PT6F | 0 | PCLK1_0*** | | | PT9B | 1 | PCLK1_0*** | |
| 128 | VCCAUX | - | | | VCCAUX | - | | | | VCCAUX | - | | |
| 129 | VCC | - | | | VCC | - | | | | VCC | - | | |
| 130 | PT4D | 0 | | | PT5D | 0 | | | C | PT7B | 0 | | C |
| 131 | PT4B | 0 | | C | PT5C | 0 | | | T | PT7A | 0 | | T |
| 132 | PT4A | 0 | | T | PT5B | 0 | | | C | PT6D | 0 | | |
| 133 | PT3F | 0 | | | PT5A | 0 | | | T | PT6E | 0 | | T |
| 134 | PT3D | 0 | | | PT4B | 0 | | | | PT6F | 0 | | C |
| 135 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | | VCCIO0 | 0 | | |
| 136 | GNDIO0 | 0 | | | GNDIO0 | 0 | | | | GNDIO0 | 0 | | |
| 137 | PT3B | 0 | | C | PT3D | 0 | | | C | PT4B | 0 | | T |
| 138 | PT2F | 0 | | C | PT3C | 0 | | | T | PT4A | 0 | | C |
| 139 | PT3A | 0 | | T | PT3B | 0 | | | C | PT3B | 0 | | C |
| 140 | PT2D | 0 | | C | PT3A | 0 | | | T | PT3A | 0 | | T |
| 141 | PT2E | 0 | | T | PT2D | 0 | | | C | PT2D | 0 | | C |
| 142 | PT2B | 0 | | C | PT2C | 0 | | | T | PT2C | 0 | | T |
| 143 | PT2C | 0 | | T | PT2B | 0 | | | C | PT2B | 0 | | C |
| 144 | PT2A | 0 | | T | PT2A | 0 | | | T | PT2A | 0 | | T |

*Supports true LVDS outputs.

**NC for "E" devices.

***Primary clock inputs are single-ended.

LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMxo2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| E13 | PT16D | 1 | | C |
| C15 | PT16C | 1 | | T |
| F13 | PT16B | 1 | | C |
| D14 | PT16A | 1 | | T |
| A18 | PT15D | 1 | | C |
| B17 | PT15C | 1 | | T |
| A16 | PT15B | 1 | | C |
| A17 | PT15A | 1 | | T |
| VCC | VCC | - | | |
| D13 | PT14D | 1 | | C |
| F12 | PT14C | 1 | | T |
| C14 | PT14B | 1 | | C |
| E12 | PT14A | 1 | | T |
| C13 | PT13D | 1 | | C |
| B16 | PT13C | 1 | | T |
| B15 | PT13B | 1 | | C |
| A15 | PT13A | 1 | | T |
| VCCIO1 | VCCIO1 | 1 | | |
| GND | GNDIO1 | 1 | | |
| B14 | PT12F | 1 | | C |
| A14 | PT12E | 1 | | T |
| D12 | PT12D | 1 | | C |
| F11 | PT12C | 1 | | T |
| B13 | PT12B | 1 | | C |
| A13 | PT12A | 1 | | T |
| C12 | PT11D | 1 | | C |
| GND | GND | - | | |
| B12 | PT11C | 1 | | T |
| E11 | PT11B | 1 | | C |
| D11 | PT11A | 1 | | T |
| C11 | PT10F | 1 | | C |
| A12 | PT10E | 1 | | T |
| VCCIO1 | VCCIO1 | 1 | | |
| GND | GNDIO1 | 1 | | |
| F10 | PT10D | 1 | | C |
| D10 | PT10C | 1 | | T |
| B11 | PT10B | 1 | PCLK1_1*** | C |
| A11 | PT10A | 1 | | T |
| E10 | PT9D | 1 | | C |
| C10 | PT9C | 1 | | T |
| D9 | PT9B | 1 | PCLK1_0*** | C |
| E9 | PT9A | 1 | | T |
| B10 | PT8F | 0 | | C |

LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMXO2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| F16 | GND | - | | |
| H10 | GND | - | | |
| H11 | GND | - | | |
| H8 | GND | - | | |
| H9 | GND | - | | |
| J10 | GND | - | | |
| J11 | GND | - | | |
| J4 | GND | - | | |
| J8 | GND | - | | |
| J9 | GND | - | | |
| K10 | GND | - | | |
| K11 | GND | - | | |
| K17 | GND | - | | |
| K8 | GND | - | | |
| K9 | GND | - | | |
| L10 | GND | - | | |
| L11 | GND | - | | |
| L8 | GND | - | | |
| L9 | GND | - | | |
| N2 | GND | - | | |
| P14 | GND | - | | |
| P5 | GND | - | | |
| R7 | GND | - | | |
| F14 | VCC | - | | |
| G11 | VCC | - | | |
| G9 | VCC | - | | |
| H7 | VCC | - | | |
| L7 | VCC | - | | |
| M9 | VCC | - | | |
| H6 | VCCIO7 | 7 | | |
| J7 | VCCIO7 | 7 | | |
| M7 | VCCIO6 | 6 | | |
| K7 | VCCIO6 | 6 | | |
| M8 | VCCIO5 | 5 | | |
| R9 | VCCIO5 | 5 | | |
| M12 | VCCIO4 | 4 | | |
| M11 | VCCIO4 | 4 | | |
| L12 | VCCIO3 | 3 | | |
| K12 | VCCIO3 | 3 | | |
| J12 | VCCIO2 | 2 | | |
| H12 | VCCIO2 | 2 | | |
| G12 | VCCIO1 | 1 | | |
| G10 | VCCIO1 | 1 | | |

LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMxo2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| G8 | VCCIO0 | 0 | | |
| G7 | VCCIO0 | 0 | | |

* Supports true LVDS outputs.

** NC for "E" devices.

*** Primary clock inputs are single-ended.

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the [Thermal Management](#) document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1090 - [Power Estimation and Management for MachXO Devices](#)
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from www.latticesemi.com/software

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo256E-3T100I | 256 | 1.2V | 78 | -3 | TQFP | 100 | IND |
| LCMxo256E-4T100I | 256 | 1.2V | 78 | -4 | TQFP | 100 | IND |
| LCMxo256E-3M100I | 256 | 1.2V | 78 | -3 | csBGA | 100 | IND |
| LCMxo256E-4M100I | 256 | 1.2V | 78 | -4 | csBGA | 100 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo640E-3T100I | 640 | 1.2V | 74 | -3 | TQFP | 100 | IND |
| LCMxo640E-4T100I | 640 | 1.2V | 74 | -4 | TQFP | 100 | IND |
| LCMxo640E-3M100I | 640 | 1.2V | 74 | -3 | csBGA | 100 | IND |
| LCMxo640E-4M100I | 640 | 1.2V | 74 | -4 | csBGA | 100 | IND |
| LCMxo640E-3T144I | 640 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo640E-4T144I | 640 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo640E-3M132I | 640 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo640E-4M132I | 640 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo640E-3B256I | 640 | 1.2V | 159 | -3 | caBGA | 256 | IND |
| LCMxo640E-4B256I | 640 | 1.2V | 159 | -4 | caBGA | 256 | IND |
| LCMxo640E-3FT256I | 640 | 1.2V | 159 | -3 | ftBGA | 256 | IND |
| LCMxo640E-4FT256I | 640 | 1.2V | 159 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200E-3T100I | 1200 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo1200E-4T100I | 1200 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo1200E-3T144I | 1200 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo1200E-4T144I | 1200 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo1200E-3M132I | 1200 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo1200E-4M132I | 1200 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo1200E-3B256I | 1200 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo1200E-4B256I | 1200 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo1200E-3FT256I | 1200 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo1200E-4FT256I | 1200 | 1.2V | 211 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo2280E-3T100I | 2280 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo2280E-4T100I | 2280 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo2280E-3T144I | 2280 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo2280E-4T144I | 2280 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo2280E-3M132I | 2280 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo2280E-4M132I | 2280 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo2280E-3B256I | 2280 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo2280E-4B256I | 2280 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo2280E-3FT256I | 2280 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo2280E-4FT256I | 2280 | 1.2V | 211 | -4 | ftBGA | 256 | IND |
| LCMxo2280E-3FT324I | 2280 | 1.2V | 271 | -3 | ftBGA | 324 | IND |
| LCMxo2280E-4FT324I | 2280 | 1.2V | 271 | -4 | ftBGA | 324 | IND |

| Date | Version | Section | Change Summary |
|---------------|---------|----------------------------------|--|
| November 2006 | 02.3 | DC and Switching Characteristics | Corrections to MachXO "C" Sleep Mode Timing table - value for $t_{WSLEEPN}$ (400ns) changed from max. to min. Value for t_{WAWAKE} (100ns) changed from min. to max. |
| | | | Added Flash Download Time table. |
| December 2006 | 02.4 | Architecture | EBR Asynchronous Reset section added. |
| | | Pinout Information | Power Supply and NC table: Pin/Ball orientation footnotes added. |
| February 2007 | 02.5 | Architecture | Updated EBR Asynchronous Reset section. |
| August 2007 | 02.6 | DC and Switching Characteristics | Updated sysIO Single-Ended DC Electrical Characteristics table. |
| November 2007 | 02.7 | DC and Switching Characteristics | Added JTAG Port Timing Waveforms diagram. |
| | | Pinout Information | Added Thermal Management text section. |
| | | Supplemental Information | Updated title list. |
| June 2009 | 02.8 | Introduction | Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table. |
| | | Pinout Information | Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package. |
| | | Ordering Information | Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information. |
| July 2010 | 02.9 | DC and Switching Characteristics | Updated sysCLOCK PLL Timing table. |
| June 2013 | 03.0 | All | Updated document with new corporate logo. |
| | | Architecture | Architecture Overview – Added information on the state of the register on power up and after configuration. |
| | | DC and Switching Characteristics | MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4. |
| | | | Added MachXO Programming/Erase Specifications table. |