

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	80
Number of Logic Elements/Cells	640
Total RAM Bits	-
Number of I/O	159
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640e-4f256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-3. Top View of the MachXO256 Device




PFU Blocks

The core of the MachXO devices consists of PFU and PFF blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM, and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic, and Distributed ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected Slices, numbered 0-3 as shown in Figure 2-4. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-4. PFU Diagram



Slice

Each Slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7, and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions. Figure 2-5 shows an overview of the internal logic of the Slice. The registers in the Slice can be configured for positive/negative and edge/level clocks.



PIO Groups

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.

The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

Figure 2-15. Group of Four Programmable I/O Cells

This structure is used on the left and right of MachXO devices





Figure 2-16. Group of bSix Programmable I/O Cells

This structure is used on the top and bottom of MachXO devices



PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast




output data signals are multiplexed and provide a single signal to the I/O pin via the sysIO buffer. Figure 2-17 shows the MachXO PIO logic.

The tristate control signal is multiplexed from the output data signals and their complements. In addition a global signal (TSALL) from a dedicated pad can be used to tristate the sysIO buffer.

The PIO receives an input signal from the pin via the sysIO buffer and provides this signal to the core of the device. In addition there are programmable elements that can be utilized by the design tools to avoid positive hold times.

Figure 2-17. MachXO PIO Block Diagram



sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, TTL, BLVDS, LVDS and LVPECL.

In the MachXO devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS and PCI) are powered using V_{CCIO} . In addition to the Bank V_{CCIO} supplies, the MachXO devices have a V_{CC} core logic power supply, and a V_{CCAUX} supply that powers up a variety of internal circuits including all the differential and referenced input buffers.

MachXO256 and MachXO640 devices contain single-ended input buffers and single-ended output buffers with complementary outputs on all the I/O Banks.

MachXO1200 and MachXO2280 devices contain two types of sysIO buffer pairs.

1. Top and Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the top and bottom Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (for ratioed or absolute input levels). The I/O pairs on the top and bottom



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after V_{CC} , V_{CCAUX} , and V_{CCIO} are at valid operating levels and the device has been configured.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to VCCIO. The I/O pins will maintain the blank configuration until VCC, VCCAUX and VCCIO have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V_{CCIO} supplies should be powered up before or together with the V_{CC} and V_{CCAUX} supplies

Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Table 2-11. Characteristics of Normal, Off and Sleep Modes

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	_	Low
Static Icc	Typical <10mA	0	Typical <100uA
I/O Leakage	<10μΑ	<1mA	<10μΑ
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.


IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1}; MachXO640: V_{CCIO2}; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



Figure 2-22. MachXO Configuration and Programming



Density Shifting

The MachXO family has been designed to enable density migration in the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.



MachXO256 and MachXO640 Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Min.	Тур.	Max	Units
I_{DK}	Input or I/O leakage Current	$0 \le V_{IN} \le V_{IH} (MAX)$	-		+/-1000	μΑ

- 1. Insensitive to sequence of V_{CC,} V_{CCAUX,} and V_{CCIO}. However, assumes monotonic rise/fall rates for V_{CC,} V_{CCAUX,} and V_{CCIO.}
- $2. \ \ 0 \leq V_{CC} \leq V_{CC} \ (\text{MAX}), \ 0 \leq V_{CCIO} \leq V_{CCIO} \ (\text{MAX}) \ \text{and} \ 0 \leq V_{CCAUX} \leq V_{CCAUX} \ (\text{MAX}).$
- 3. I_{DK} is additive to I_{PU} I_{PD} or I_{BH} .

MachXO1200 and MachXO2280 Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units			
Non-LVDS G	Non-LVDS General Purpose syslOs								
I _{DK}	Input or I/O Leakage Current	$0 \le V_{IN} \le V_{IH}$ (MAX.)	_	_	+/-1000	μΑ			
LVDS Genera	LVDS General Purpose syslOs								
1	Input or I/O Leakage Current	$V_{IN} \le V_{CCIO}$	_	_	+/-1000	μΑ			
IDK_LVDS	input of 1/O Leakage Current	V _{IN} > V _{CCIO}	_	35	_	mA			

- 1. Insensitive to sequence of $V_{CC,}$ $V_{CCAUX,}$ and V_{CCIO} . However, assumes monotonic rise/fall rates for $V_{CC,}$ $V_{CCAUX,}$ and $V_{CCIO,}$
- 2. $0 \le V_{CC} \le V_{CC}$ (MAX), $0 \le V_{CCIO} \le V_{CCIO}$ (MAX), and $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX).
- 3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{IL,} I _{IH} ^{1, 4, 5}	Input or I/O Leakage	$0 \le V_{IN} \le (V_{CCIO} - 0.2V)$	_	_	10	μΑ
I'IL, 'IH	linput of 1/O Leakage	$(V_{CCIO} - 0.2V) < V_{IN} \le 3.6V$	_		40	μΑ
I _{PU}	I/O Active Pull-up Current	$0 \le V_{IN} \le 0.7 \ V_{CCIO}$	-30		-150	μΑ
I _{PD}	I/O Active Pull-down Current	V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX)	30		150	μΑ
I _{BHLS}	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30		_	μΑ
I _{BHHS}	Bus Hold High sustaining current	$V_{IN} = 0.7V_{CCIO}$	-30		_	μΑ
I _{BHLO}	Bus Hold Low Overdrive current	$0 \le V_{IN} \le V_{IH} (MAX)$	_		150	μΑ
I _{BHHO}	Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{IH} (MAX)$	_		-150	μΑ
V _{BHT} ³	Bus Hold trip Points	$0 \le V_{IN} \le V_{IH} (MAX)$	V _{IL} (MAX)		V _{IH} (MIN)	V
C1	I/O Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	_	8	_	pf
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	_	8	_	pf

^{1.} Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

^{2.} $T_A 25^{\circ}C$, f = 1.0MHz

^{3.} Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

^{4.} Not applicable to SLEEPN pin.

^{5.} When V_{IH} is higher than V_{CCIO} , a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For MachXO1200 and MachXO2280 true LVDS output pins, V_{IH} must be less than or equal to V_{CCIO} .



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-5 Timing	Units
Basic Functions		
16-bit decoder	6.7	ns
4:1 MUX	4.5	ns
16:1 MUX	5.1	ns

Register-to-Register Performance

Function	-5 Timing	Units
Basic Functions		
16:1 MUX	487	MHz
16-bit adder	292	MHz
16-bit counter	388	MHz
64-bit counter	200	MHz
Embedded Memory Functions (1200 a	nd 2280 Devices Only)	
256x36 Single Port RAM	284	MHz
512x18 True-Dual Port RAM	284	MHz
Distributed Memory Functions		
16x2 Single Port RAM	434	MHz
64x2 Single Port RAM	320	MHz
128x4 Single Port RAM	261	MHz
32x2 Pseudo-Dual Port RAM	314	MHz
64x4 Pseudo-Dual Port RAM	271	MHz

The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
 Rev. A 0.19

Derating Logic Timing

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.



sysCLOCK PLL Timing

Over Recommended Operating Conditions


Parameter	Descriptions	Conditions	Min.	Max.	Units
			25	420	MHz
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	Input Divider (M) = 1; Feedback Divider (N) <= 4 ^{5, 6}	18	25	MHz
f _{OUT}	Output Clock Frequency (CLKOP, CLKOS)		25	420	MHz
f _{OUT2}	K-Divider Output Frequency (CLKOK)		0.195	210	MHz
f _{VCO}	PLL VCO Frequency		420	840	MHz
			25	_	MHz
f _{PFD}	Phase Detector Input Frequency	Input Divider (M) = 1; Feedback Divider (N) <= 4 ^{5, 6}	18	25	MHz
AC Characte	eristics	•	•	•	
t _{DT}	Output Clock Duty Cycle	Default duty cycle selected ³	45	55	%
t _{PH} ⁴	Output Phase Accuracy		_	0.05	UI
+ 1	Output Clock Pariod litter	f _{OUT} >= 100 MHz	_	+/-120	ps
t _{OPJIT} 1	Output Clock Period Jitter	f _{OUT} < 100 MHz	_	0.02	UIPP
t _{SK}	Input Clock to Output Clock Skew	Divider ratio = integer	_	+/-200	ps
t _W	Output Clock Pulse Width	At 90% or 10% ³	1	_	ns
t _{LOCK} ²	PLL Lock-in Time		_	150	μs
t _{PA}	Programmable Delay Unit		100	450	ps
	Input Clask Pariod litter	f _{OUT} ≥ 100 MHz	_	+/-200	ps
t _{IPJIT}	Input Clock Period Jitter	f _{OUT} < 100 MHz	_	0.02	UI
t _{FBKDLY}	External Feedback Delay		_	10	ns
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	_	ns
t _{RST}	RST Pulse Width		10	_	ns

- 1. Jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock.
- 2. Output clock is valid after $t_{\mbox{\scriptsize LOCK}}$ for PLL reset and dynamic delay adjustment.
- 3. Using LVDS output buffers.
- 4. CLKOS as compared to CLKOP output.
- 5. When using an input frequency less than 25 MHz the output frequency must be less than or equal to 4 times the input frequency.
- 6. The on-chip oscillator can be used to provide reference clock input to the PLL provided the output frequency restriction for clock inputs below 25 MHz are followed.

Rev. A 0.19



Figure 3-5. JTAG Port Timing Waveforms





Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	CL	Timing Ref.	V _T
			LVTTL, LVCMOS 3.3 = 1.5V	_
			LVCMOS 2.5 = V _{CCIO} /2	_
LVTTL and LVCMOS settings (L -> H, H -> L)	8	0pF	LVCMOS 1.8 = V _{CCIO} /2	_
			LVCMOS 1.5 = V _{CCIO} /2	_
			LVCMOS 1.2 = V _{CCIO} /2	_
LVTTL and LVCMOS 3.3 (Z -> H)			1.5	V _{OL}
LVTTL and LVCMOS 3.3 (Z -> L)	1		1.5	V _{OH}
Other LVCMOS (Z -> H)	188	0pF	V _{CCIO} /2	V _{OL}
Other LVCMOS (Z -> L)	100	Орі	V _{CCIO} /2	V _{OH}
LVTTL + LVCMOS (H -> Z)			V _{OH} - 0.15	V _{OL}
LVTTL + LVCMOS (L -> Z)			V _{OL} - 0.15	V _{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.



Power Supply and NC

Signal	100 TQFP ¹	144 TQFP ¹	100 csBGA ²
VCC	LCMXO256/640: 35, 90 LCMXO1200/2280: 17, 35, 66, 91	21, 52, 93, 129	P7, B6
VCCIO0	LCMXO256: 60, 74, 92 LCMXO640: 80, 92 LCMXO1200/2280: 94	LCMXO640: 117, 135 LCMXO1200/2280: 135	LCMXO256: H14, A14, B5 LCMXO640: B12, B5
VCCIO1	LCMXO256: 10, 24, 41 LCMXO640: 60, 74 LCMXO1200/2280: 80	LCMXO640: 82, 98 LCMXO1200/2280: 117	LCMXO256: G1, P1, P10 LCMXO640: H14, A14
VCCIO2	LCMXO256: None LCMXO640: 29, 41 LCMXO1200/2280: 70	LCMXO640: 38, 63 LCMXO1200/2280: 98	LCMXO256: None LCMXO640: P4, P10
VCCIO3	LCMXO256: None LCMXO640: 10, 24 LCMXO1200/2280: 56	LCMXO640: 10, 26 LCMXO1200/2280: 82	LCMXO256: None LCMXO640: G1, P1
VCCIO4	LCMXO256/640: None LCMXO1200/2280: 44	LCMXO640: None LCMXO1200/2280: 63	_
VCCIO5	LCMXO256/640: None LCMXO1200/2280: 27	LCMXO640: None LCMXO1200/2280: 38	_
VCCIO6	LCMXO256/640: None LCMXO1200/2280: 20	LCMXO640: None LCMXO1200/2280: 26	
VCCIO7	LCMXO256/640: None LCMXO1200/2280: 6	LCMXO640: None LCMXO1200/2280: 10	_
VCCAUX	LCMXO256/640: 88 LCMXO1200/2280: 36, 90	53, 128	B7
GND ³	LCMXO256: 40, 84, 62, 75, 93, 12, 25, 42 LCMXO640: 40, 84, 81, 93, 62, 75, 30, 42, 12, 25 LCMXO1200/2280: 9, 41, 59, 83, 100, 76, 50, 26	37, 64, 11, 27	LCMXO256: N9, B9, G14, B13, A4, H1, N2, N10 LCMXO640: N9, B9, A10, A4, G14, B13, N3, N10, H1, N2
NC ⁴			_

Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
 Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
 All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of

GND logic connections from the die to the common package GND plane.

4. NC pins should not be connected to any active signals, VCC or GND.



LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

		LCMX	(O256		LCMXO640			
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
43	PB4A	1		Т	PB8B	2		
44	PB4B	1		С	PB8C	2		Т
45	PB4C	1		Т	PB8D	2		С
46	PB4D	1		С	PB9A	2		
47	PB5A	1			PB9C	2		Т
48*	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN	
49	PB5C	1		Т	PB9D	2		С
50	PB5D	1		С	PB9F	2		
51	PR9B	0		С	PR11D	1		С
52	PR9A	0		Т	PR11B	1		С
53	PR8B	0		С	PR11C	1		Т
54	PR8A	0		Т	PR11A	1		Т
55	PR7D	0		С	PR10D	1		С
56	PR7C	0		Т	PR10C	1		Т
57	PR7B	0		С	PR10B	1		С
58	PR7A	0		Т	PR10A	1		Т
59	PR6B	0		С	PR9D	1		
60	VCCIO0	0			VCCIO1	1		
61	PR6A	0		Т	PR9B	1		
62	GNDIO0	0			GNDIO1	1		
63	PR5D	0		С	PR7B	1		
64	PR5C	0		Т	PR6C	1		
65	PR5B	0		С	PR6B	1		
66	PR5A	0		Т	PR5D	1		
67	PR4B	0		С	PR5B	1		
68	PR4A	0		Т	PR4D	1		
69	PR3D	0		С	PR4B	1		
70	PR3C	0		Т	PR3D	1		
71	PR3B	0		С	PR3B	1		
72	PR3A	0		Т	PR2D	1		
73	PR2B	0		С	PR2B	1		
74	VCCIO0	0			VCCIO1	1		
75	GNDIO0	0			GNDIO1	1		
76	PR2A	0		Т	PT9F	0		С
77	PT5C	0			PT9E	0		Т
78	PT5B	0		С	PT9C	0		
79	PT5A	0		Т	PT9A	0		
80	PT4F	0		С	VCCIO0	0		
81	PT4E	0		Т	GNDIO0	0		
82	PT4D	0		С	PT7E	0		
83	PT4C	0		Т	PT7A	0		
84	GND	-			GND	-		



LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP

			LCMXO1200		LCMXO2280			
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
1	PL2A	7		T	PL2A	7	LUM0_PLLT_FB_A	Т
2	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С
3	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	Т
4	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С
5	PL4B	7			PL4B	7		
6	VCCIO7	7			VCCIO7	7		
7	PL6A	7		T*	PL7A	7		T*
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*
9	GND	-			GND	-		
10	PL7C	7		Т	PL9C	7		Т
11	PL7D	7		С	PL9D	7		С
12	PL8C	7		Т	PL10C	7		Т
13	PL8D	7		С	PL10D	7		С
14	PL9C	6			PL11C	6		
15	PL10A	6		T*	PL13A	6		T*
16	PL10B	6		C*	PL13B	6		C*
17	VCC	-			VCC	-		
18	PL11B	6			PL14D	6		С
19	PL11C	6	TSALL		PL14C	6	TSALL	Т
20	VCCIO6	6			VCCIO6	6		
21	PL13C	6			PL16C	6		
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-		
27	VCCIO5	5			VCCIO5	5		
28	TMS	5	TMS		TMS	5	TMS	
29	TCK	5	TCK		TCK	5	TCK	
30	PB3B	5			PB3B	5		
31	PB4A	5		Т	PB4A	5		T
32	PB4B	5		С	PB4B	5		С
33	TDO	5	TDO		TDO	5	TDO	
34	TDI	5	TDI		TDI	5	TDI	
35	VCC	-			VCC	-		
36	VCCAUX	-			VCCAUX	-		
37	PB6E	5		Т	PB8E	5		Т
38	PB6F	5		С	PB8F	5		С
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****	
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****	
41	GND	-			GND	-		



LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA (Cont.)

		LCMXO256	;	LCMXO640					
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial
P13	PB5A	1			P13	PB9C	2		Т
M12*	SLEEPN	-	SLEEPN		M12*	SLEEPN	-	SLEEPN	
P14	PB5C	1		Т	P14	PB9D	2		С
N13	PB5D	1		С	N13	PB9F	2		
N14	PR9B	0		С	N14	PR11D	1		С
M14	PR9A	0		Т	M14	PR11B	1		С
L13	PR8B	0		С	L13	PR11C	1		Т
L14	PR8A	0		Т	L14	PR11A	1		Т
M13	PR7D	0		С	M13	PR10D	1		С
K14	PR7C	0		Т	K14	PR10C	1		Т
K13	PR7B	0		С	K13	PR10B	1		С
J14	PR7A	0		Т	J14	PR10A	1		Т
J13	PR6B	0		С	J13	PR9D	1		
H13	PR6A	0		Т	H13	PR9B	1		
G14	GNDIO0	0			G14	GNDIO1	1		
G13	PR5D	0		С	G13	PR7B	1		
F14	PR5C	0		Т	F14	PR6C	1		
F13	PR5B	0		С	F13	PR6B	1		
E14	PR5A	0		Т	E14	PR5D	1		
E13	PR4B	0		С	E13	PR5B	1		
D14	PR4A	0		Т	D14	PR4D	1		
D13	PR3D	0		С	D13	PR4B	1		
C14	PR3C	0		Т	C14	PR3D	1		
C13	PR3B	0		С	C13	PR3B	1		
B14	PR3A	0		Т	B14	PR2D	1		
C12	PR2B	0		С	C12	PR2B	1		
B13	GNDIO0	0			B13	GNDIO1	1		
A13	PR2A	0		Т	A13	PT9F	0		С
A12	PT5C	0			A12	PT9E	0		Т
B11	PT5B	0		С	B11	PT9C	0		
A11	PT5A	0		Т	A11	PT9A	0		
B12	PT4F	0		С	B12	VCCIO0	0		
A10	PT4E	0		Т	A10	GNDIO0	0		
B10	PT4D	0		С	B10	PT7E	0		
A9	PT4C	0		Т	A9	PT7A	0		
A8	PT4B	0	PCLK0_1**	С	A8	PT6B	0	PCLK0_1**	
B8	PT4A	0	PCLK0_0**	Т	B8	PT5B	0	PCLK0_0**	С
A7	PT3D	0		С	A7	PT5A	0		Т
B7	VCCAUX	-			В7	VCCAUX	-		
A6	PT3C	0		Т	A6	PT4F	0		
B6	VCC	-			B6	VCC	-		
A5	PT3B	0		С	A5	PT3F	0		



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640			LCMXO1200					LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
-	-				VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
-	-				GND	GNDIO4	4			GND	GNDIO4	4		
M10	PB6A	2		Т	M10	PB7E	4		Т	M10	PB10A	4		Т
R9	PB6C	2		Т	R9	PB8A	4		Т	R9	PB11C	4		Т
R10	PB6D	2		С	R10	PB8B	4		С	R10	PB11D	4		С
T10	PB7C	2		T	T10	PB8C	4		Т	T10	PB12A	4		Т
T11	PB7D	2		С	T11	PB8D	4		С	T11	PB12B	4		С
N10	NC				N10	PB8E	4		Т	N10	PB12C	4		Т
N11	NC				N11	PB8F	4		С	N11	PB12D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		T	R11	PB9A	4		Т	R11	PB13A	4		T
R12	PB7F	2		С	R12	PB9B	4		С	R12	PB13B	4		С
P11	PB8A	2		T	P11	PB9C	4		Т	P11	PB13C	4		T
P12	PB8B	2		С	P12	PB9D	4		С	P12	PB13D	4		С
T13	PB8C	2		T	T13	PB9E	4		Т	T13	PB14A	4		Т
T12	PB8D	2		С	T12	PB9F	4		С	T12	PB14B	4		С
R13	PB9A	2		Т	R13	PB10A	4		Т	R13	PB14C	4		Т
R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
GND	GND	-			GND	GND	-			GND	GND	-		
T14	PB9C	2		Т	T14	PB10C	4		Т	T14	PB15A	4		Т
T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4		Т	R15	PB16A	4		Т
R16	NC				R16	PB11B	4		С	R16	PB16B	4		С
P15	NC				P15	PB11C	4		Т	P15	PB16C	4		T
P16	NC				P16	PB11D	4		С	P16	PB16D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
M11	NC				M11	PR16B	3		С	M11	PR20B	3		С
L11	NC				L11	PR16A	3		Т	L11	PR20A	3		Т
N12	NC				N12	PR15B	3		C*	N12	PR18B	3		C*
N13	NC				N13	PR15A	3		T*	N13	PR18A	3		T*
M13	NC				M13	PR14D	3		С	M13	PR17D	3		С
M12	NC				M12	PR14C	3		Т	M12	PR17C	3		Т
N14	PR11D	1		С	N14	PR14B	3		C*	N14	PR17B	3		C*
N15	PR11C	1		Т	N15	PR14A	3		T*	N15	PR17A	3		T*
L13	PR11B	1		С	L13	PR13D	3		С	L13	PR16D	3		С
L12	PR11A	1		Т	L12	PR13C	3		Т	L12	PR16C	3		Т
M14	PR10B	1		С	M14	PR13B	3		C*	M14	PR16B	3		C*
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		Т	L14	PR13A	3		T*	L14	PR16A	3		T*
N16	PR10D	1		С	N16	PR12D	3		С	N16	PR15D	3		С
M16	PR10C	1		Т	M16	PR12C	3		Т	M16	PR15C	3		Т
M15	PR9D	1		С	M15	PR12B	3		C*	M15	PR15B	3		C*
L15	PR9C	1		Т	L15	PR12A	3		T*	L15	PR15A	3		T*
L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K16	PR9A	1		Т	K16	PR11C	3		Т	K16	PR14C	3		Т
K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280							
Ball Number	Ball Function	Bank	Dual Function	Differential			
GND	GNDIO3	3					
VCCIO3	VCCIO3	3					
P15	PR20B	3		С			
N14	PR20A	3		Т			
N15	PR19B	3		С			
M13	PR19A	3		Т			
R15	PR18B	3		C*			
T16	PR18A	3		T*			
N16	PR17D	3		С			
M14	PR17C	3		Т			
U17	PR17B	3		C*			
VCC	VCC	-					
U18	PR17A	3		T*			
R17	PR16D	3		С			
R16	PR16C	3		Т			
P16	PR16B	3		C*			
VCCIO3	VCCIO3	3					
GND	GNDIO3	3					
P17	PR16A	3		T*			
L13	PR15D	3		С			
M15	PR15C	3		Т			
T17	PR15B	3		C*			
T18	PR15A	3		T*			
L14	PR14D	3		С			
L15	PR14C	3		T			
R18	PR14B	3		C*			
P18	PR14A	3		T*			
GND	GND	-					
K15	PR13D	3		С			
K13	PR13C	3		T			
N17	PR13B	3		C*			
N18	PR13A	3		T*			
K16	PR12D	3		С			
K14	PR12C	3		T			
M16	PR12B	3		C*			
L16	PR12A	3		T*			
GND	GNDIO3	3					
VCCIO3	VCCIO3	3					
J16	PR11D	3		С			
J14	PR11C	3		Т			
M17	PR11B	3		C*			
L17	PR11A	3		T*			
J15	PR10D	2		С			



Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from www.latticesemi.com/software



Conventional Packaging

Industrial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3T100I	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	IND
LCMXO256C-4T100I	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	IND
LCMXO256C-3M100I	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	IND
LCMXO256C-4M100I	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100I	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	IND
LCMXO640C-4T100I	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	IND
LCMXO640C-3M100I	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	IND
LCMXO640C-4M100I	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	IND
LCMXO640C-3T144I	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO640C-4T144I	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO640C-3M132I	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO640C-4M132I	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO640C-3B256I	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	IND
LCMXO640C-4B256I	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	IND
LCMXO640C-3FT256I	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	IND
LCMXO640C-4FT256I	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100I	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO1200C-4T100I	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO1200C-3T144I	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO1200C-4T144I	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO1200C-3M132I	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO1200C-4M132I	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO1200C-3B256I	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO1200C-4B256I	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO1200C-3FT256I	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO1200C-4FT256I	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100I	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO2280C-4T100I	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO2280C-3T144I	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO2280C-4T144I	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO2280C-3M132I	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO2280C-4M132I	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO2280C-3B256I	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO2280C-4B256I	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO2280C-3FT256I	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO2280C-4FT256I	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND
LCMXO2280C-3FT324I	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	IND
LCMXO2280C-4FT324I	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	IND



MachXO Family Data Sheet Revision History

June 2013 Data Sheet DS1002

Revision History

Date	Version	Section	Change Summary
February 2005	01.0	_	Initial release.
October 2005	01.1	Introduction	Distributed RAM information in family table updated. Added footnote 1 - fpBGA packaging to the family selection guide.
		Architecture	sysIO Buffer section updated.
			Hot Socketing section updated.
			Sleep Mode section updated.
			SLEEP Pin Characteristics section updated.
			Oscillator section updated.
			Security section updated.
		DC and Switching Characteristics	Recommended Operating Conditions table updated.
			DC Electrical Characteristics table updated.
			Supply Current (Sleep Mode) table added with LCMXO256/640 data.
			Supply Current (Standby) table updated with LCMXO256/640 data.
			Initialization Supply Current table updated with LCMXO256/640 data.
			Programming and Erase Flash Supply Current table updated with LCMXO256/640 data.
			Register-to-Register Performance table updated (rev. A 0.16).
			External Switching Characteristics table updated (rev. A 0.16).
			Internal Timing Parameter table updated (rev. A 0.16).
			Family Timing Adders updated (rev. A 0.16).
			sysCLOCK Timingupdated (rev. A 0.16).
			MachXO "C" Sleep Mode Timing updated (A 0.16).
			JTAG Port Timing Specification updated (rev. A 0.16).
		Pinout Information	SLEEPIN description updated.
			Pin Information Summary updated.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connection section has been updated to include all devices/packages.
		Ordering Information	Part Number Description section has been updated.
			Ordering Part Number section has been updated (added LCMXO256C/LCMXO640C "4W").
		Supplemental Information	MachXO Density Migration Technical Note (TN1097) added.
November 2005	01.2	Pinout Information	Added "Power Supply and NC Connections" summary information for LCMXO1200 and LCMXO2280 in 100 TQFP package.
December 2005	01.3	DC and Switching Characteristics	Supply Current (Standby) table updated with LCMXO1200/2280 data.
		Ordering Information	Ordering Part Number section updated (added LCMXO2280C "4W").
April 2006	02.0	Introduction	Introduction paragraphs updated.
		Architecture	Architecture Overview paragraphs updated.