

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	80
Number of Logic Elements/Cells	640
Total RAM Bits	-
Number of I/O	101
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	132-LFBGA, CSPBGA
Supplier Device Package	132-CSPBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640e-5m132c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Architecture

June 2013

Data Sheet DS1002

Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM[™] Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.


The MachXO architecture provides up to two sysCLOCK[™] Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.




Figure 2-1. Top View of the MachXO1200 Device¹



1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.


Figure 2-2. Top View of the MachXO640 Device





There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU). There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the signals associated with each Slice.

Figure 2-5. Slice Diagram



Notes:

Some inter-Slice signals are not shown. * Only PFUs at the edges have fast connections to the I/O cell.

Table 2-1. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the Slice
Output	Inter-PFU signal	FCO	Fast Carry Out ¹

1. See Figure 2-4 for connection details.

2. Requires two PFUs.




The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.


Clock/Control Distribution Network


The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices










Four secondary clocks are generated from four 16:1 muxes as shown in Figure 2-9. Four of the secondary clock sources come from dual function clock pins and 12 come from internal routing.

Figure 2-9. Secondary Clocks for MachXO Devices






PIO Groups

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.


The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

Figure 2-15. Group of Four Programmable I/O Cells



This structure is used on the left and right of MachXO devices

Figure 2-16. Group of Six Programmable I/O Cells



This structure is used on the top and bottom of MachXO devices $\label{eq:machine}$

PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



Table 2-10. Supported Output Standards

Output Standard	Drive	V _{CCIO} (Typ.)					
Single-ended Interfaces							
LVTTL	4mA, 8mA, 12mA, 16mA	3.3					
LVCMOS33	4mA, 8mA, 12mA, 14mA	3.3					
LVCMOS25	4mA, 8mA, 12mA, 14mA	2.5					
LVCMOS18	4mA, 8mA, 12mA, 14mA	1.8					
LVCMOS15	4mA, 8mA	1.5					
LVCMOS12	2mA, 6mA	1.2					
LVCMOS33, Open Drain	4mA, 8mA, 12mA, 14mA	—					
LVCMOS25, Open Drain	4mA, 8mA, 12mA, 14mA	—					
LVCMOS18, Open Drain	4mA, 8mA, 12mA, 14mA	—					
LVCMOS15, Open Drain	4mA, 8mA	—					
LVCMOS12, Open Drain	2mA, 6mA	—					
PCI33 ³	N/A	3.3					
Differential Interfaces							
LVDS ^{1, 2}	N/A	2.5					
BLVDS, RSDS ²	N/A	2.5					
LVPECL ²	N/A	3.3					

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

3. Top Banks of MachXO1200 and MachXO2280 devices only.

sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage (V_{CCIO}) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.



Figure 2-20. MachXO640 Banks





Figure 2-21. MachXO256 Banks



Hot Socketing

The MachXO devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of



Initialization Supply Current^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ.⁵	Units
		LCMXO256C	13	mA
		LCMXO640C	17	mA
		LCMXO1200C	21	mA
	Core Power Supply	LCMXO2280C	23	mA
ICC	Core Power Supply	LCMXO256E	10	mA
		LCMXO640E	14	mA
		LCMXO1200E	18	mA
		LCMXO2280E	20	mA
		LCMXO256E/C	10	mA
	Auxiliary Power Supply	LCMXO640E/C	13	mA
ICCAUX	$V_{CCAUX} = 3.3V$	LCMXO1200E/C	24	mA
		LCMXO2280E/C	25	mA
ICCIO	Bank Power Supply ⁶	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all I/O pins are held at V_{CCIO} or GND.

3. Frequency = 0MHz.

4. Typical user pattern.

5. $T_J = 25^{\circ}$ C, power supplies at nominal voltage.

6. Per Bank, V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

Programming and Erase Flash Supply Current^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ.⁵	Units
		LCMXO256C	9	mA
		LCMXO640C	11	mA
		LCMXO1200C	16	mA
1	Core Power Supply	LCMXO2280C	22	mA
ICC	Cole Power Supply	LCMXO256E	6	mA
		LCMXO640E	8	mA
		LCMXO1200E	12	mA
		LCMXO2280E	14	mA
		LCMXO256C/E	8	mA
1	Auxiliary Power Supply	LCMXO640C/E	10	mA
CCAUX	$V_{CCAUX} = 3.3V$	LCMXO1200/E	15	mA
		LCMXO2280C/E	16	mA
I _{CCIO}	Bank Power Supply ⁶	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all I/O pins are held at V_{CCIO} or GND.

3. Typical user pattern.

4. JTAG programming is at 25MHz.

5. $T_J = 25^{\circ}C$, power supplies at nominal voltage.

6. Per Bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-5 Timing	Units
Basic Functions		
16-bit decoder	6.7	ns
4:1 MUX	4.5	ns
16:1 MUX	5.1	ns

Register-to-Register Performance

Function	-5 Timing	Units
Basic Functions		
16:1 MUX	487	MHz
16-bit adder	292	MHz
16-bit counter	388	MHz
64-bit counter	200	MHz
Embedded Memory Functions (120	0 and 2280 Devices Only)	
256x36 Single Port RAM	284	MHz
512x18 True-Dual Port RAM	284	MHz
Distributed Memory Functions		
16x2 Single Port RAM	434	MHz
64x2 Single Port RAM	320	MHz
128x4 Single Port RAM	261	MHz
32x2 Pseudo-Dual Port RAM	314	MHz
64x4 Pseudo-Dual Port RAM	271	MHz

 The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
Rev. A 0.19

Derating Logic Timing

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.



MachXO External Switching Characteristics¹


			-	5	-	4	-	3	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
General I/O	Pin Parameters (Using Global Clock with	hout PLL) ¹							•
		LCMXO256	_	3.5	—	4.2	—	4.9	ns
•	Reat Case t Through 1 LUT	LCMXO640	_	3.5	—	4.2	—	4.9	ns
t _{PD}	Best Case t _{PD} Through 1 LUT	LCMXO1200	_	3.6	—	4.4	—	5.1	ns
		LCMXO2280		3.6	—	4.4	—	5.1	ns
		LCMXO256		4.0	—	4.8	—	5.6	ns
+	Best Case Clock to Output - From PFU	LCMXO640	_	4.0	—	4.8	—	5.7	ns
t _{CO}	Best Case Clock to Output - FIOIII FFO	LCMXO1200	_	4.3	—	5.2	—	6.1	ns
		LCMXO2280		4.3	—	5.2	—	6.1	ns
		LCMXO256	1.3	—	1.6	—	1.8	—	ns
+	Clock to Data Setup - To PFU	LCMXO640	1.1	—	1.3	—	1.5	—	ns
t _{SU}	Clock to Data Setup - To PPO	LCMXO1200	1.1	—	1.3	—	1.6	—	ns
		LCMXO2280	1.1	—	1.3	—	1.5	—	ns
		LCMXO256	-0.3	—	-0.3	—	-0.3	—	ns
+	Clock to Data Hold - To PFU	LCMXO640	-0.1	—	-0.1		-0.1	_	ns
t _H		LCMXO1200	0.0	—	0.0	—	0.0	—	ns
		LCMXO2280	-0.4	—	-0.4		-0.4	—	ns
		LCMXO256		600	—	550	—	500	MHz
f	Clock Frequency of I/O and PFU Register	LCMXO640		600	—	550	—	500	MHz
f _{MAX_IO}	Clock Frequency of I/O and FFO Register	LCMXO1200	_	600	—	550		500	MHz
		LCMXO2280	_	600	—	550	—	500	MHz
		LCMXO256	_	200	—	220	—	240	ps
+.	Global Clock Skew Across Device	LCMXO640		200	—	220	—	240	ps
t _{SKEW_PRI}	GIODAI GIOCK SKEW ACIOSS DEVICE	LCMXO1200		220	—	240	—	260	ps
		LCMXO2280	_	220	—	240	—	260	ps

Over Recommended Operating Conditions

1. General timing numbers based on LVCMOS2.5V, 12 mA. Rev. A 0.19



Figure 3-5. JTAG Port Timing Waveforms





Power Supply and NC

Signal	100 TQFP ¹	144 TQFP ¹	100 csBGA ²
VCC	LCMXO256/640: 35, 90 LCMXO1200/2280: 17, 35, 66, 91	21, 52, 93, 129	P7, B6
VCCIO0	LCMXO256: 60, 74, 92 LCMXO640: 80, 92 LCMXO1200/2280: 94	LCMXO640: 117, 135 LCMXO1200/2280: 135	LCMXO256: H14, A14, B5 LCMXO640: B12, B5
VCCIO1	LCMXO256: 10, 24, 41 LCMXO640: 60, 74 LCMXO1200/2280: 80	LCMXO640: 82, 98 LCMXO1200/2280: 117	LCMXO256: G1, P1, P10 LCMXO640: H14, A14
VCCIO2	LCMXO256: None LCMXO640: 29, 41 LCMXO1200/2280: 70	LCMXO640: 38, 63 LCMXO1200/2280: 98	LCMXO256: None LCMXO640: P4, P10
VCCIO3	LCMXO256: None LCMXO640: 10, 24 LCMXO1200/2280: 56	LCMXO640: 10, 26 LCMXO1200/2280: 82	LCMXO256: None LCMXO640: G1, P1
VCCIO4	LCMXO256/640: None LCMXO1200/2280: 44	LCMXO640: None LCMXO1200/2280: 63	-
VCCIO5	LCMXO256/640: None LCMXO1200/2280: 27	LCMXO640: None LCMXO1200/2280: 38	—
VCCIO6	LCMXO256/640: None LCMXO1200/2280: 20	LCMXO640: None LCMXO1200/2280: 26	—
VCCIO7	LCMXO256/640: None LCMXO1200/2280: 6	LCMXO640: None LCMXO1200/2280: 10	—
VCCAUX	LCMXO256/640: 88 LCMXO1200/2280: 36, 90	53, 128	B7
GND ³	LCMXO256: 40, 84, 62, 75, 93, 12, 25, 42 LCMXO640: 40, 84, 81, 93, 62, 75, 30, 42, 12, 25 LCMXO1200/2280: 9, 41, 59, 83, 100, 76, 50, 26	16, 59, 88, 123, 118, 136, 83, 99, 37, 64, 11, 27	LCMXO256: N9, B9, G14, B13, A4, H1, N2, N10 LCMXO640: N9, B9, A10, A4, G14, B13, N3, N10, H1, N2
NC ⁴			—

1. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

Pin orientation follows the contention of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.
NC pins should not be connected to any active signals, VCC or GND.



LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP

			LCMXO1200		LCMXO2280					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential		
1	PL2A	7		Т	PL2A	7	LUM0_PLLT_FB_A	Т		
2	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С		
3	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	Т		
4	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С		
5	PL4B	7			PL4B	7				
6	VCCIO7	7			VCCI07	7				
7	PL6A	7		T*	PL7A	7		T*		
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*		
9	GND	-			GND	-				
10	PL7C	7		Т	PL9C	7		Т		
11	PL7D	7		С	PL9D	7		С		
12	PL8C	7		Т	PL10C	7		Т		
13	PL8D	7		С	PL10D	7		С		
14	PL9C	6			PL11C	6				
15	PL10A	6		T*	PL13A	6		T*		
16	PL10B	6		C*	PL13B	6		C*		
17	VCC	-			VCC	-				
18	PL11B	6			PL14D	6		С		
19	PL11C	6	TSALL		PL14C	6	TSALL	Т		
20	VCCIO6	6			VCCIO6	6				
21	PL13C	6			PL16C	6				
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*		
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*		
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*		
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*		
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-				
27	VCCIO5	5			VCCIO5	5				
28	TMS	5	TMS		TMS	5	TMS			
29	TCK	5	ТСК		TCK	5	ТСК			
30	PB3B	5			PB3B	5				
31	PB4A	5		Т	PB4A	5		Т		
32	PB4B	5		С	PB4B	5		С		
33	TDO	5	TDO		TDO	5	TDO			
34	TDI	5	TDI		TDI	5	TDI			
35	VCC	-			VCC	-				
36	VCCAUX	-			VCCAUX	-				
37	PB6E	5		Т	PB8E	5		Т		
38	PB6F	5		С	PB8F	5		С		
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****			
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****			
41	GND	-	1		GND	-				



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

		LCM	(O640			LCMXO1200		LCMXO2280						
	Ball		Dual			Ball		Dual			Ball		Dual	
Ball #		Bank	Function	Differential	Ball #	Function		Function	Differential	Ball #	Function		Function	Differential
M9	PB7B	2		С	M9	PB9B	4		C	M9	PB12B	4		С
N10	PB7E	2		Т	N10	PB9C	4		Т	N10	PB12C	4		Т
P10	PB7F	2		С	P10	PB9D	4		С	P10	PB12D	4		С
N11	GNDIO2	2			N11	GNDIO4	4		_	N11	GNDIO4	4		
P11	PB8C	2		Т	P11	PB10A	4		Т	P11	PB13C	4		Т
M11	PB8D	2		C	M11	PB10B	4		С	M11	PB13D	4		С
P12	PB9C	2		Т	P12	PB10C	4			P12	PB15B	4		
P13	PB9D	2		С	P13	PB11C	4		Т	P13	PB16C	4		Т
N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB11D	4		C	P14	PB16D	4		С
N14	PR11D	1		С	N14	PR16B	3		C	N14	PR19B	3		C
M14	PR11C	1		Т	M14	PR15B	3		C*	M14	PR18B	3		C*
N13	PR11B	1		С	N13	PR16A	3		Т	N13	PR19A	3		Т
M12	PR11A	1		Т	M12	PR15A	3		T*	M12	PR18A	3		T*
M13	PR10B	1		С	M13	PR14B	3		C*	M13	PR17B	3		C*
L14	PR10A	1		Т	L14	PR14A	3		T*	L14	PR17A	3		T*
L13	GNDIO1	1			L13	GNDIO3	3			L13	GNDIO3	3		
K14	PR8D	1		С	K14	PR12B	3		C*	K14	PR15B	3		C*
K13	PR8C	1		Т	K13	PR12A	3		T*	K13	PR15A	3		T*
K12	PR8B	1		С	K12	PR11B	3		C*	K12	PR14B	3		C*
J13	PR8A	1		Т	J13	PR11A	3		T*	J13	PR14A	3		T*
J12	PR7C	1			J12	PR10B	3		C*	J12	PR13B	3		C*
H14	PR7B	1		С	H14	PR10A	3		T*	H14	PR13A	3		T*
H13	PR7A	1		Т	H13	PR9B	3		C*	H13	PR11B	3		C*
H12	PR6D	1		С	H12	PR9A	3		T*	H12	PR11A	3		T*
G13	PR6C	1		Т	G13	PR8B	2		C*	G13	PR10B	2		C*
G14	PR6B	1			G14	PR8A	2		T*	G14	PR10A	2		T*
G12	VCC	-			G12	VCC	-			G12	VCC	-		
F14	PR5D	1		С	F14	PR6C	2			F14	PR8C	2		
F13	PR5C	1		Т	F13	PR6B	2		C*	F13	PR8B	2		C*
F12	PR4D	1		С	F12	PR6A	2		T*	F12	PR8A	2		T*
E13	PR4C	1		Т	E13	PR5B	2		C*	E13	PR7B	2		C*
E14	PR4B	1			E14	PR5A	2		T*	E14	PR7A	2		T*
D13	GNDIO1	1			D13	GNDIO2	2			D13	GNDIO2	2		
D14	PR3D	1		С	D14	PR4B	2		C*	D14	PR5B	2		C*
D12	PR3C	1		Т	D12	PR4A	2		T*	D12	PR5A	2		T*
C14	PR2D	1		С	C14	PR3D	2		С	C14	PR4D	2		С
B14	PR2C	1		Т	B14	PR2B	2		С	B14	PR3B	2		C*
C13	PR2B	1		С	C13	PR3C	2		Т	C13	PR4C	2		Т
A14	PR2A	1		Т	A14	PR2A	2		Т	A14	PR3A	2		T*
A13	PT9F	0		С	A13	PT11D	1		С	A13	PT16D	1		С
A12	PT9E	0		Т	A12	PT11B	1		С	A12	PT16B	1		С
B13	PT9D	0		С	B13	PT11C	1		Т	B13	PT16C	1		Т
B12	PT9C	0		Т	B12	PT10F	1			B12	PT15D	1		
C12	PT9B	0		С	C12	PT11A	1		Т	C12	PT16A	1		Т
A11	PT9A	0		Т	A11	PT10D	1		С	A11	PT14B	1		С
C11	PT8C	0			C11	PT10C	1		Т	C11	PT14A	1		Т
A10	GNDIO0	0			A10	GNDIO1	1			A10	GNDIO1	1		
B10	PT7F	0		С	B10	PT9F	1		С	B10	PT12F	1		С
C10	PT7E	0		Т	C10	PT9E	1		Т	C10	PT12E	1		Т



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

Dell Number		LCMXO2280	Dual Free stires	D:#*****
Ball Number	Ball Function	Bank	Dual Function	Differentia
V10	PB9B	4		С
N10	PB9C	4		Т
R10	PB9D	4		С
P10	PB10F	4	PCLK4_1***	С
T10	PB10E	4		Т
U10	PB10D	4		С
V11	PB10C	4		Т
U11	PB10B	4	PCLK4_0***	С
VCCIO4	VCCIO4	4		
GND	GNDIO4	4		
T11	PB10A	4		Т
U12	PB11A	4		Т
R11	PB11B	4		С
GND	GND	-		
T12	PB11C	4		Т
P11	PB11D	4		С
V12	PB12A	4		Т
V13	PB12B	4		С
R12	PB12C	4		Т
N11	PB12D	4		С
U13	PB12E	4		Т
VCCIO4	VCCIO4	4		
GND	GNDIO4	4		
V14	PB12F	4		С
T13	PB13A	4		Т
P12	PB13B	4		С
R13	PB13C	4		Т
N12	PB13D	4		С
V15	PB14A	4		Т
U14	PB14B	4		С
V16	PB14C	4		Т
GND	GND	-		
T14	PB14D	4		С
U15	PB15A	4		Т
V17	PB15B	4		С
P13**	SLEEPN	-	SLEEPN	
T15	PB15D	4		
U16	PB16A	4		Т
V18	PB16B	4		C
N13	PB16C	4		T
R14	PB16D	4		C
VCCIO4	VCCIO4	4		-
GND	GNDIO4	4		



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	
G8	VCCIO0	0			
G7	VCCIO0	0			

* Supports true LVDS outputs.

** NC for "E" devices.

*** Primary clock inputs are single-ended.



Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100C	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO2280C-4T100C	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO2280C-5T100C	2280	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO2280C-3T144C	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO2280C-4T144C	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO2280C-5T144C	2280	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO2280C-3M132C	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO2280C-4M132C	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO2280C-5M132C	2280	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO2280C-3B256C	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO2280C-4B256C	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO2280C-5B256C	2280	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO2280C-3FT256C	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO2280C-4FT256C	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO2280C-5FT256C	2280	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM
LCMXO2280C-3FT324C	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	COM
LCMXO2280C-4FT324C	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	COM
LCMXO2280C-5FT324C	2280	1.8V/2.5V/3.3V	271	-5	ftBGA	324	COM
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256E-3T100C	256	1.2V	78	-3	TQFP	100	COM
LCMX0256E-4T100C	256	1.2V 1.2V	78	-3	TQFP	100	COM
LCMXO256E-5T100C	256	1.2V	78	-4 -5	TQFP	100	COM
LCMX0256E-3M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMX0256E-4M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMXO256E-5M100C	256	1.2V	78	-4 -5	csBGA	100	COM
	230	1.2 V	70	-0	CODUA	100	00101
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640E-3T100C	640	1.2V	74	-3	TQFP	100	COM
LCMXO640E-4T100C	640	1.2V	74	-4	TQFP	100	COM
LCMXO640E-5T100C	640	1.2V	74	-5	TQFP	100	COM
LCMXO640E-3M100C	640	1.2V	74	-3	csBGA	100	COM
LCMXO640E-4M100C	640	1.2V	74	-4	csBGA	100	COM
LCMXO640E-5M100C						100	COM
LCMXO640E-3T144C	640	1.2V	74	-5	csBGA	100	COIVI
20101/00702-011440	640 640	1.2V 1.2V	74 113	-5 -3	csBGA TQFP	100	COM
LCMX0640E-4T144C							
	640	1.2V	113	-3	TQFP	144	СОМ
LCMXO640E-4T144C	640 640	1.2V 1.2V	113 113	-3 -4	TQFP TQFP	144 144	COM COM
LCMXO640E-4T144C LCMXO640E-5T144C	640 640 640	1.2V 1.2V 1.2V	113 113 113	-3 -4 -5	TQFP TQFP TQFP	144 144 144	COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C	640 640 640 640	1.2V 1.2V 1.2V 1.2V	113 113 113 101	-3 -4 -5 -3	TQFP TQFP TQFP csBGA	144 144 144 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C	640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101	-3 -4 -5 -3 -4	TQFP TQFP TQFP csBGA csBGA	144 144 144 132 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C	640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101	-3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA	144 144 132 132 132 132	COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-5M132C	640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159	-3 -4 -5 -3 -4 -5 -3	TQFP TQFP CsBGA csBGA csBGA csBGA	144 144 132 132 132 132 256	COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C	640 640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159 159	-3 -4 -5 -3 -4 -5 -3 -4	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA	144 144 132 132 132 132 256 256	COM COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C LCMXO640E-5B256C	640 640 640 640 640 640 640 640 640 640 640 640 640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159 159 159	-3 -4 -5 -3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA caBGA	144 144 132 132 132 256 256 256	COM COM COM COM COM COM COM



MachXO Family Data Sheet Revision History

June 2013

Revision History

Data Sheet DS1002

Date	Version	Section	Change Summary	
February 2005	01.0	—	Initial release.	
October 2005 01.1	Introduction	Distributed RAM information in family table updated. Added footnot fpBGA packaging to the family selection guide.		
	Architecture	sysIO Buffer section updated.		
			Hot Socketing section updated.	
			Sleep Mode section updated.	
			SLEEP Pin Characteristics section updated.	
			Oscillator section updated.	
			Security section updated.	
		DC and Switching Characteristics	Recommended Operating Conditions table updated.	
			DC Electrical Characteristics table updated.	
			Supply Current (Sleep Mode) table added with LCMXO256/640 data.	
			Supply Current (Standby) table updated with LCMXO256/640 data.	
			Initialization Supply Current table updated with LCMXO256/640 data.	
			Programming and Erase Flash Supply Current table updated with LCMXO256/640 data.	
			Register-to-Register Performance table updated (rev. A 0.16).	
			External Switching Characteristics table updated (rev. A 0.16).	
			Internal Timing Parameter table updated (rev. A 0.16).	
			Family Timing Adders updated (rev. A 0.16).	
			sysCLOCK Timingupdated (rev. A 0.16).	
			MachXO "C" Sleep Mode Timing updated (A 0.16).	
			JTAG Port Timing Specification updated (rev. A 0.16).	
		Pinout Information	SLEEPIN description updated.	
			Pin Information Summary updated.	
			Power Supply and NC Connection table has been updated.	
			Logic Signal Connection section has been updated to include all devices/packages.	
		Ordering Information	Part Number Description section has been updated.	
			Ordering Part Number section has been updated (added LCMXO256C/LCMXO640C "4W").	
		Supplemental Information	MachXO Density Migration Technical Note (TN1097) added.	
November 2005	01.2	Pinout Information	Added "Power Supply and NC Connections" summary information for LCMXO1200 and LCMXO2280 in 100 TQFP package.	
December 2005	01.3	DC and Switching Characteristics	Supply Current (Standby) table updated with LCMXO1200/2280 data.	
		Ordering Information	Ordering Part Number section updated (added LCMXO2280C "4W").	
April 2006	02.0	Introduction	Introduction paragraphs updated.	
		Architecture	Architecture Overview paragraphs updated.	

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary	
November 2006 02.3		DC and Switching Characteristics	Corrections to MachXO "C" Sleep Mode Timing table - value for t _{WSLEEPN} (400ns) changed from max. to min. Value for t _{WAWAKE} (100ns) changed from min. to max.	
			Added Flash Download Time table.	
December 2006 02.4		Architecture	EBR Asynchronous Reset section added.	
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.	
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.	
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.	
November 2007 0	02.7	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.	
		Pinout Information	Added Thermal Management text section.	
		Supplemental Information	Updated title list.	
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.	
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.	
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.	
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.	
June 2013	03.0	All	Updated document with new corporate logo.	
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.	
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.	
			Added MachXO Programming/Erase Specifications table.	