



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 80 |
| Number of Logic Elements/Cells | 640 |
| Total RAM Bits | - |
| Number of I/O | 113 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo640e-5t144c |

June 2013

Data Sheet DS1002

Features

- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - Single chip, no external configuration memory required
 - Excellent design security, no bit stream to intercept
 - Reconfigure SRAM based logic in milliseconds
 - SRAM and non-volatile memory programmable through JTAG port
 - Supports background programming of non-volatile memory
- **Sleep Mode**
 - Allows up to 100x static current reduction
- **TransFR™ Reconfiguration (TFR)**
 - In-field logic update while system operates
- **High I/O to Logic Density**
 - 256 to 2280 LUT4s
 - 73 to 271 I/Os with extensive package options
 - Density migration supported
 - Lead free/RoHS compliant packaging
- **Embedded and Distributed Memory**
 - Up to 27.6 Kbits sysMEM™ Embedded Block RAM
 - Up to 7.7 Kbits distributed RAM
 - Dedicated FIFO control logic

Table 1-1. MachXO Family Selection Guide

| Device | LCMXO256 | LCMXO640 | LCMXO1200 | LCMXO2280 |
|-------------------------------------|------------------|------------------|------------------|------------------|
| LUTs | 256 | 640 | 1200 | 2280 |
| Dist. RAM (Kbits) | 2.0 | 6.1 | 6.4 | 7.7 |
| EBR SRAM (Kbits) | 0 | 0 | 9.2 | 27.6 |
| Number of EBR SRAM Blocks (9 Kbits) | 0 | 0 | 1 | 3 |
| V _{CC} Voltage | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V |
| Number of PLLs | 0 | 0 | 1 | 2 |
| Max. I/O | 78 | 159 | 211 | 271 |
| Packages | | | | |
| 100-pin TQFP (14x14 mm) | 78 | 74 | 73 | 73 |
| 144-pin TQFP (20x20 mm) | | 113 | 113 | 113 |
| 100-ball csBGA (8x8 mm) | 78 | 74 | | |
| 132-ball csBGA (8x8 mm) | | 101 | 101 | 101 |
| 256-ball caBGA (14x14 mm) | | 159 | 211 | 211 |
| 256-ball ftBGA (17x17 mm) | | 159 | 211 | 211 |
| 324-ball ftBGA (19x19 mm) | | | | 271 |


© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER® design tools from Lattice allow complex designs to be efficiently implemented using the MachXO family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.

There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU). There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the signals associated with each Slice.

Figure 2-5. Slice Diagram



Notes:

Some inter-Slice signals are not shown.

* Only PFUs at the edges have fast connections to the I/O cell.

Table 2-1. Slice Signal Descriptions

| Function | Type | Signal Names | Description |
|----------|------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | M0/M1 | Multipurpose Input |
| Input | Control signal | CE | Clock Enable |
| Input | Control signal | LSR | Local Set/Reset |
| Input | Control signal | CLK | System Clock |
| Input | Inter-PFU signal | FCIN | Fast Carry In ¹ |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register Outputs |
| Output | Data signals | OFX0 | Output of a LUT5 MUX |
| Output | Data signals | OFX1 | Output of a LUT6, LUT7, LUT8 ² MUX depending on the Slice |
| Output | Inter-PFU signal | FCO | Fast Carry Out ¹ |

1. See Figure 2-4 for connection details.

2. Requires two PFUs.

Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

| | Logic | Ripple | RAM | ROM |
|-----------|--------------------|-----------------------|---------|--------------|
| PFU Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | SP 16x2 | ROM 16x1 x 2 |
| PFF Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | N/A | ROM 16x1 x 2 |

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.


The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| | SPR16x2 | DPR16x2 |
|------------------|---------|---------|
| Number of Slices | 1 | 2 |

Note: SPR = Single Port RAM, DPR = Dual Port RAM

Figure 2-6. Distributed Memory Primitives



ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

PFU Modes of Operation

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

Table 2-4. PFU Modes of Operation


| Logic | Ripple | RAM | ROM |
|-------------------------|-------------------|----------------------------|-------------|
| LUT 4x8 or MUX 2x1 x 8 | 2-bit Add x 4 | SPR16x2 x 4 DPR16x2 x 2 | ROM16x1 x 8 |
| LUT 5x4 or MUX 4x1 x 4 | 2-bit Sub x 4 | SPR16x4 x 2 DPR16x4 x 1 | ROM16x2 x 4 |
| LUT 6x2 or MUX 8x1 x 2 | 2-bit Counter x 4 | SPR16x8 x 1 | ROM16x4 x 2 |
| LUT 7x1 or MUX 16x1 x 1 | 2-bit Comp x 4 | | ROM16x8 x 1 |

Routing

There are many resources provided in the MachXO devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

Figure 2-8. Primary Clocks for MachXO1200 and MachXO2280 Devices



Four secondary clocks are generated from four 16:1 muxes as shown in Figure 2-9. Four of the secondary clock sources come from dual function clock pins and 12 come from internal routing.

Figure 2-9. Secondary Clocks for MachXO Devices




Table 2-10. Supported Output Standards

| Output Standard | Drive | V_{CCIO} (Typ.) |
|--------------------------------|----------------------|-------------------|
| Single-ended Interfaces | | |
| LV TTL | 4mA, 8mA, 12mA, 16mA | 3.3 |
| LVC MOS33 | 4mA, 8mA, 12mA, 14mA | 3.3 |
| LVC MOS25 | 4mA, 8mA, 12mA, 14mA | 2.5 |
| LVC MOS18 | 4mA, 8mA, 12mA, 14mA | 1.8 |
| LVC MOS15 | 4mA, 8mA | 1.5 |
| LVC MOS12 | 2mA, 6mA | 1.2 |
| LVC MOS33, Open Drain | 4mA, 8mA, 12mA, 14mA | — |
| LVC MOS25, Open Drain | 4mA, 8mA, 12mA, 14mA | — |
| LVC MOS18, Open Drain | 4mA, 8mA, 12mA, 14mA | — |
| LVC MOS15, Open Drain | 4mA, 8mA | — |
| LVC MOS12, Open Drain | 2mA, 6mA | — |
| PCI33 ³ | N/A | 3.3 |
| Differential Interfaces | | |
| LVDS ^{1,2} | N/A | 2.5 |
| BLVDS, RS DS ² | N/A | 2.5 |
| LVPECL ² | N/A | 3.3 |

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

3. Top Banks of MachXO1200 and MachXO2280 devices only.

sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage (V_{CCIO}) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.

Figure 2-18. MachXO2280 Banks





Figure 2-19. MachXO1200 Banks



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tri-stated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Table 2-11. Characteristics of Normal, Off and Sleep Modes

| Characteristic | Normal | Off | Sleep |
|---------------------------------|---------------|-----------------|-----------------|
| SLEEPN Pin | High | — | Low |
| Static I_{CC} | Typical <10mA | 0 | Typical <100uA |
| I/O Leakage | <10 μ A | <1mA | <10 μ A |
| Power Supplies VCC/VCCIO/VCCAUX | Normal Range | 0 | Normal Range |
| Logic Operation | User Defined | Non Operational | Non operational |
| I/O Operation | User Defined | Tri-state | Tri-state |
| JTAG and Programming circuitry | Operational | Non-operational | Non-operational |
| EBR Contents and Registers | Maintained | Non-maintained | Non-maintained |

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing


The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1} ; MachXO640: V_{CCIO2} ; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.

Figure 2-22. MachXO Configuration and Programming



Density Shifting

The MachXO family has been designed to enable density migration in the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | C _L | Timing Ref. | V _T |
|--|----------------|----------------|-----------------------------------|-----------------|
| LVTTL and LVCMOS settings (L -> H, H -> L) | ∞ | 0pF | LVTTL, LVCMOS 3.3 = 1.5V | — |
| | | | LVCMOS 2.5 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.8 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.5 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.2 = V _{CCIO} /2 | — |
| LVTTL and LVCMOS 3.3 (Z -> H) | 188 | 0pF | 1.5 | V _{OL} |
| LVTTL and LVCMOS 3.3 (Z -> L) | | | | V _{OH} |
| Other LVCMOS (Z -> H) | | | V _{CCIO} /2 | V _{OL} |
| Other LVCMOS (Z -> L) | | | V _{CCIO} /2 | V _{OH} |
| LVTTL + LVCMOS (H -> Z) | | | V _{OH} - 0.15 | V _{OL} |
| LVTTL + LVCMOS (L -> Z) | | | V _{OL} - 0.15 | V _{OH} |

Note: Output test conditions for all other interfaces are determined by the respective standards.

LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP

| Pin Number | LCMxo1200 | | | | LCMxo2280 | | | |
|------------|------------------|------|----------------|--------------|------------------|------|----------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 1 | PL2A | 7 | | T | PL2A | 7 | LUM0_PLLT_FB_A | T |
| 2 | PL2B | 7 | | C | PL2B | 7 | LUM0_PLLC_FB_A | C |
| 3 | PL3C | 7 | | T | PL3C | 7 | LUM0_PLLT_IN_A | T |
| 4 | PL3D | 7 | | C | PL3D | 7 | LUM0_PLLC_IN_A | C |
| 5 | PL4B | 7 | | | PL4B | 7 | | |
| 6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| 7 | PL6A | 7 | | T* | PL7A | 7 | | T* |
| 8 | PL6B | 7 | GSRN | C* | PL7B | 7 | GSRN | C* |
| 9 | GND | - | | | GND | - | | |
| 10 | PL7C | 7 | | T | PL9C | 7 | | T |
| 11 | PL7D | 7 | | C | PL9D | 7 | | C |
| 12 | PL8C | 7 | | T | PL10C | 7 | | T |
| 13 | PL8D | 7 | | C | PL10D | 7 | | C |
| 14 | PL9C | 6 | | | PL11C | 6 | | |
| 15 | PL10A | 6 | | T* | PL13A | 6 | | T* |
| 16 | PL10B | 6 | | C* | PL13B | 6 | | C* |
| 17 | VCC | - | | | VCC | - | | |
| 18 | PL11B | 6 | | | PL14D | 6 | | C |
| 19 | PL11C | 6 | TSALL | | PL14C | 6 | TSALL | T |
| 20 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 21 | PL13C | 6 | | | PL16C | 6 | | |
| 22 | PL14A | 6 | LLM0_PLLT_FB_A | T* | PL17A | 6 | LLM0_PLLT_FB_A | T* |
| 23 | PL14B | 6 | LLM0_PLLC_FB_A | C* | PL17B | 6 | LLM0_PLLC_FB_A | C* |
| 24 | PL15A | 6 | LLM0_PLLT_IN_A | T* | PL18A | 6 | LLM0_PLLT_IN_A | T* |
| 25 | PL15B | 6 | LLM0_PLLC_IN_A | C* | PL18B | 6 | LLM0_PLLC_IN_A | C* |
| 26** | GNDIO6 GNDIO5 | - | | | GNDIO6 GNDIO5 | - | | |
| 27 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 28 | TMS | 5 | TMS | | TMS | 5 | TMS | |
| 29 | TCK | 5 | TCK | | TCK | 5 | TCK | |
| 30 | PB3B | 5 | | | PB3B | 5 | | |
| 31 | PB4A | 5 | | T | PB4A | 5 | | T |
| 32 | PB4B | 5 | | C | PB4B | 5 | | C |
| 33 | TDO | 5 | TDO | | TDO | 5 | TDO | |
| 34 | TDI | 5 | TDI | | TDI | 5 | TDI | |
| 35 | VCC | - | | | VCC | - | | |
| 36 | VCCAUX | - | | | VCCAUX | - | | |
| 37 | PB6E | 5 | | T | PB8E | 5 | | T |
| 38 | PB6F | 5 | | C | PB8F | 5 | | C |
| 39 | PB7B | 4 | PCLK4_1**** | | PB10F | 4 | PCLK4_1**** | |
| 40 | PB7F | 4 | PCLK4_0**** | | PB10B | 4 | PCLK4_0**** | |
| 41 | GND | - | | | GND | - | | |

LCMxo256 and LCMxo640 Logic Signal Connections: 100 csBGA (Cont.)

| LCMxo256 | | | | | LCMxo640 | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| A4 | GNDIO0 | 0 | | | A4 | GNDIO0 | 0 | | |
| B4 | PT3A | 0 | | T | B4 | PT3B | 0 | | C |
| A3 | PT2F | 0 | | C | A3 | PT3A | 0 | | T |
| B3 | PT2E | 0 | | T | B3 | PT2F | 0 | | C |
| A2 | PT2D | 0 | | C | A2 | PT2E | 0 | | T |
| C3 | PT2C | 0 | | T | C3 | PT2B | 0 | | C |
| A1 | PT2B | 0 | | C | A1 | PT2C | 0 | | |
| B2 | PT2A | 0 | | T | B2 | PT2A | 0 | | T |
| N9 | GND | - | | | N9 | GND | - | | |
| B9 | GND | - | | | B9 | GND | - | | |
| B5 | VCCIO0 | 0 | | | B5 | VCCIO0 | 0 | | |
| A14 | VCCIO0 | 0 | | | A14 | VCCIO1 | 1 | | |
| H14 | VCCIO0 | 0 | | | H14 | VCCIO1 | 1 | | |
| P10 | VCCIO1 | 1 | | | P10 | VCCIO2 | 2 | | |
| G1 | VCCIO1 | 1 | | | G1 | VCCIO3 | 3 | | |
| P1 | VCCIO1 | 1 | | | P1 | VCCIO3 | 3 | | |

*NC for "E" devices.

**Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 256 caBGA / 256 ftBGA (Cont.)**

| LCMxo640 | | | | LCMxo1200 | | | | LCMxo2280 | | | | | |
|-------------|---------------|------|---------------|-------------|---------------|------|----------------|-------------|---------------|-------|---------------|----------------|------------|
| Ball Number | Ball Function | Bank | Dual Function | Ball Number | Ball Function | Bank | Dual Function | Ball Number | Ball Function | Bank | Dual Function | | |
| J4 | PL8A | 3 | T | J4 | PL13A | 6 | | J4 | PL16A | 6 | T* | | |
| J5 | PL8B | 3 | C | J5 | PL13B | 6 | | J5 | PL16B | 6 | C* | | |
| R1 | PL11A | 3 | T | R1 | PL13C | 6 | | R1 | PL16C | 6 | T | | |
| R2 | PL11B | 3 | C | R2 | PL13D | 6 | | R2 | PL16D | 6 | C | | |
| - | - | - | - | - | - | - | | GND | GND | - | | | |
| K5 | NC | | | K5 | PL14A | 6 | LLM0_PLLT_FB_A | T* | K5 | PL17A | 6 | LLM0_PLLT_FB_A | |
| K4 | NC | | | K4 | PL14B | 6 | LLM0_PLLC_FB_A | C* | K4 | PL17B | 6 | LLM0_PLLC_FB_A | |
| L5 | PL10C | 3 | T | L5 | PL14C | 6 | | L5 | PL17C | 6 | T | | |
| L4 | PL10D | 3 | C | L4 | PL14D | 6 | | L4 | PL17D | 6 | C | | |
| M5 | NC | | | M5 | PL15A | 6 | LLM0_PLLT_IN_A | T* | M5 | PL18A | 6 | LLM0_PLLT_IN_A | |
| M4 | NC | | | M4 | PL15B | 6 | LLM0_PLLC_IN_A | C* | M4 | PL18B | 6 | LLM0_PLLC_IN_A | |
| N4 | PL11C | 3 | T | N4 | PL16A | 6 | | N4 | PL19A | 6 | T | | |
| N3 | PL11D | 3 | C | N3 | PL16B | 6 | | N3 | PL19B | 6 | C | | |
| VCCIO3 | VCCIO3 | 3 | | VCCIO6 | VCCIO6 | 6 | | VCCIO6 | VCCIO6 | 6 | | | |
| GND | GNDIO3 | 3 | | GND | GNDIO6 | 6 | | GND | GNDIO6 | 6 | | | |
| GND | GNDIO2 | 2 | | GND | GNDIO5 | 5 | | GND | GNDIO5 | 5 | | | |
| VCCIO2 | VCCIO2 | 2 | | VCCIO5 | VCCIO5 | 5 | | VCCIO5 | VCCIO5 | 5 | | | |
| P4 | TMS | 2 | TMS | P4 | TMS | 5 | TMS | P4 | TMS | 5 | TMS | | |
| P2 | NC | | | P2 | PB2A | 5 | | P2 | PB2A | 5 | T | | |
| P3 | NC | | | P3 | PB2B | 5 | | P3 | PB2B | 5 | C | | |
| N5 | NC | | | N5 | PB2C | 5 | | N5 | PB2C | 5 | T | | |
| R3 | TCK | 2 | TCK | R3 | TCK | 5 | TCK | R3 | TCK | 5 | TCK | | |
| N6 | NC | | | N6 | PB2D | 5 | | N6 | PB2D | 5 | C | | |
| T2 | PB2A | 2 | T | T2 | PB3A | 5 | | T2 | PB3A | 5 | T | | |
| T3 | PB2B | 2 | C | T3 | PB3B | 5 | | T3 | PB3B | 5 | C | | |
| R4 | PB2C | 2 | T | R4 | PB3C | 5 | | R4 | PB3C | 5 | T | | |
| R5 | PB2D | 2 | C | R5 | PB3D | 5 | | R5 | PB3D | 5 | C | | |
| P5 | PB3A | 2 | T | P5 | PB4A | 5 | | P5 | PB4A | 5 | T | | |
| P6 | PB3B | 2 | C | P6 | PB4B | 5 | | P6 | PB4B | 5 | C | | |
| T5 | PB3C | 2 | T | T5 | PB4C | 5 | | T5 | PB4C | 5 | T | | |
| M6 | TDO | 2 | TDO | M6 | TDO | 5 | TDO | M6 | TDO | 5 | TDO | | |
| T4 | PB3D | 2 | C | T4 | PB4D | 5 | | T4 | PB4D | 5 | C | | |
| R6 | PB4A | 2 | T | R6 | PB5A | 5 | | R6 | PB5A | 5 | T | | |
| GND | GNDIO2 | 2 | | GND | GNDIO5 | 5 | | GND | GNDIO5 | 5 | | | |
| VCCIO2 | VCCIO2 | 2 | | VCCIO5 | VCCIO5 | 5 | | VCCIO5 | VCCIO5 | 5 | | | |
| T6 | PB4B | 2 | C | T6 | PB5B | 5 | | T6 | PB5B | 5 | C | | |
| N7 | TDI | 2 | TDI | N7 | TDI | 5 | TDI | N7 | TDI | 5 | TDI | | |
| T8 | PB4C | 2 | T | T8 | PB5C | 5 | | T8 | PB6A | 5 | T | | |
| T7 | PB4D | 2 | C | T7 | PB5D | 5 | | T7 | PB6B | 5 | C | | |
| M7 | NC | | | M7 | PB6A | 5 | | M7 | PB7C | 5 | T | | |
| M8 | NC | | | M8 | PB6B | 5 | | M8 | PB7D | 5 | C | | |
| T9 | VCCAUX | - | | T9 | VCCAUX | - | | T9 | VCCAUX | - | | | |
| R7 | PB4E | 2 | T | R7 | PB6C | 5 | | R7 | PB8C | 5 | T | | |
| R8 | PB4F | 2 | C | R8 | PB6D | 5 | | R8 | PB8D | 5 | C | | |
| - | - | | | VCCIO5 | VCCIO5 | 5 | | VCCIO5 | VCCIO5 | 5 | | | |
| - | - | | | GND | GNDIO5 | 5 | | GND | GNDIO5 | 5 | | | |
| P7 | PB5C | 2 | T | P7 | PB6E | 5 | | P7 | PB9A | 4 | T | | |
| P8 | PB5D | 2 | C | P8 | PB6F | 5 | | P8 | PB9B | 4 | C | | |
| N8 | PB5A | 2 | T | N8 | PB7A | 4 | | N8 | PB10E | 4 | T | | |
| N9 | PB5B | 2 | PCLK2_1*** | C | N9 | PB7B | 4 | PCLK4_1*** | C | N9 | PB10F | 4 | PCLK4_1*** |
| P10 | PB7B | 2 | C | P10 | PB7D | 4 | | P10 | PB10D | 4 | C | | |
| P9 | PB7A | 2 | T | P9 | PB7C | 4 | | P9 | PB10C | 4 | T | | |
| M9 | PB6B | 2 | PCLK2_0*** | C | M9 | PB7F | 4 | PCLK4_0*** | C | M9 | PB10B | 4 | PCLK4_0*** |

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 256 caBGA / 256 ftBGA (Cont.)**

| LCMxo640 | | | | | LCMxo1200 | | | | LCMxo2280 | | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| E11 | NC | | | | E11 | PT10D | 1 | | C | E11 | PT15B | 1 | | C |
| E10 | NC | | | | E10 | PT10C | 1 | | T | E10 | PT15A | 1 | | T |
| D12 | PT9D | 0 | | C | D12 | PT10B | 1 | | C | D12 | PT14D | 1 | | C |
| D11 | PT9C | 0 | | T | D11 | PT10A | 1 | | T | D11 | PT14C | 1 | | T |
| A14 | PT7F | 0 | | C | A14 | PT9F | 1 | | C | A14 | PT14B | 1 | | C |
| A13 | PT7E | 0 | | T | A13 | PT9E | 1 | | T | A13 | PT14A | 1 | | T |
| C12 | PT8B | 0 | | C | C12 | PT9D | 1 | | C | C12 | PT13D | 1 | | C |
| C11 | PT8A | 0 | | T | C11 | PT9C | 1 | | T | C11 | PT13C | 1 | | T |
| - | - | | | VCCIO1 | VCCIO1 | VCCIO1 | 1 | | | VCCIO1 | VCCIO1 | 1 | | |
| - | - | | | GND | GNDIO1 | GNDIO1 | 1 | | | GND | GNDIO1 | 1 | | |
| B12 | PT7B | 0 | | C | B12 | PT9B | 1 | | C | B12 | PT12D | 1 | | C |
| B11 | PT7A | 0 | | T | B11 | PT9A | 1 | | T | B11 | PT12C | 1 | | T |
| A12 | PT7D | 0 | | C | A12 | PT8F | 1 | | C | A12 | PT12B | 1 | | C |
| A11 | PT7C | 0 | | T | A11 | PT8E | 1 | | T | A11 | PT12A | 1 | | T |
| GND | GND | - | | GND | GND | GND | - | | | GND | GND | - | | |
| B10 | PT5D | 0 | | C | B10 | PT8D | 1 | | C | B10 | PT11B | 1 | | C |
| B9 | PT5C | 0 | | T | B9 | PT8C | 1 | | T | B9 | PT11A | 1 | | T |
| D10 | PT8D | 0 | | C | D10 | PT8B | 1 | | C | D10 | PT10F | 1 | | C |
| D9 | PT8C | 0 | | T | D9 | PT8A | 1 | | T | D9 | PT10E | 1 | | T |
| - | - | | | VCCIO1 | VCCIO1 | VCCIO1 | 1 | | | VCCIO1 | VCCIO1 | 1 | | |
| - | - | | | GND | GNDIO1 | GNDIO1 | 1 | | | GND | GNDIO1 | 1 | | |
| C10 | PT6D | 0 | | C | C10 | PT7F | 1 | | C | C10 | PT10D | 1 | | C |
| C9 | PT6C | 0 | | T | C9 | PT7E | 1 | | T | C9 | PT10C | 1 | | T |
| A9 | PT6B | 0 | PCLK0_1*** | C | A9 | PT7D | 1 | PCLK1_1*** | C | A9 | PT10B | 1 | PCLK1_1*** | C |
| A10 | PT6A | 0 | | T | A10 | PT7C | 1 | | T | A10 | PT10A | 1 | | T |
| E9 | PT9B | 0 | | C | E9 | PT7B | 1 | | C | E9 | PT9D | 1 | | C |
| E8 | PT9A | 0 | | T | E8 | PT7A | 1 | | T | E8 | PT9C | 1 | | T |
| D7 | PT5B | 0 | PCLK0_0*** | C | D7 | PT6F | 0 | PCLK1_0*** | C | D7 | PT9B | 1 | PCLK1_0*** | C |
| D8 | PT5A | 0 | | T | D8 | PT6E | 0 | | T | D8 | PT9A | 1 | | T |
| VCCIO0 | VCCIO0 | 0 | | VCCIO0 | VCCIO0 | VCCIO0 | 0 | | | VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | GND | GNDIO0 | GNDIO0 | 0 | | | GND | GNDIO0 | 0 | | |
| C8 | PT4F | 0 | | C | C8 | PT6D | 0 | | C | C8 | PT8D | 0 | | C |
| B8 | PT4E | 0 | | T | B8 | PT6C | 0 | | T | B8 | PT8C | 0 | | T |
| A8 | VCCAUX | - | | A8 | VCCAUX | VCCAUX | - | | | A8 | VCCAUX | - | | |
| A7 | PT4D | 0 | | C | A7 | PT6B | 0 | | C | A7 | PT7D | 0 | | C |
| A6 | PT4C | 0 | | T | A6 | PT6A | 0 | | T | A6 | PT7C | 0 | | T |
| VCC | VCC | - | | VCC | VCC | VCC | - | | | VCC | VCC | - | | |
| B7 | PT4B | 0 | | C | B7 | PT5F | 0 | | C | B7 | PT7B | 0 | | C |
| B6 | PT4A | 0 | | T | B6 | PT5E | 0 | | T | B6 | PT7A | 0 | | T |
| C6 | PT3C | 0 | | T | C6 | PT5C | 0 | | T | C6 | PT6A | 0 | | T |
| C7 | PT3D | 0 | | C | C7 | PT5D | 0 | | C | C7 | PT6B | 0 | | C |
| A5 | PT3E | 0 | | T | A5 | PT5A | 0 | | T | A5 | PT6C | 0 | | T |
| A4 | PT3F | 0 | | C | A4 | PT5B | 0 | | C | A4 | PT6D | 0 | | C |
| E7 | NC | | | E7 | PT4C | 0 | | T | E7 | PT6E | 0 | | T | |
| E6 | NC | | | E6 | PT4D | 0 | | C | E6 | PT6F | 0 | | C | |
| B5 | PT3B | 0 | | C | B5 | PT3F | 0 | | C | B5 | PT5D | 0 | | C |
| B4 | PT3A | 0 | | T | B4 | PT3E | 0 | | T | B4 | PT5C | 0 | | T |
| D5 | PT2D | 0 | | C | D5 | PT3D | 0 | | C | D5 | PT5B | 0 | | C |
| D6 | PT2C | 0 | | T | D6 | PT3C | 0 | | T | D6 | PT5A | 0 | | T |
| C4 | PT2E | 0 | | T | C4 | PT4A | 0 | | T | C4 | PT4A | 0 | | T |
| C5 | PT2F | 0 | | C | C5 | PT4B | 0 | | C | C5 | PT4B | 0 | | C |
| - | - | - | | - | - | - | - | | | GND | GND | - | | |
| D4 | NC | | | D4 | PT2D | 0 | | C | D4 | PT3D | 0 | | C | |

LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMxo2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| J13 | PR10C | 2 | | T |
| M18 | PR10B | 2 | | C* |
| L18 | PR10A | 2 | | T* |
| GND | GNDIO2 | 2 | | |
| VCCIO2 | VCCIO2 | 2 | | |
| H16 | PR9D | 2 | | C |
| H14 | PR9C | 2 | | T |
| K18 | PR9B | 2 | | C* |
| J18 | PR9A | 2 | | T* |
| J17 | PR8D | 2 | | C |
| VCC | VCC | - | | |
| H18 | PR8C | 2 | | T |
| H17 | PR8B | 2 | | C* |
| G17 | PR8A | 2 | | T* |
| H13 | PR7D | 2 | | C |
| H15 | PR7C | 2 | | T |
| G18 | PR7B | 2 | | C* |
| F18 | PR7A | 2 | | T* |
| G14 | PR6D | 2 | | C |
| G16 | PR6C | 2 | | T |
| VCCIO2 | VCCIO2 | 2 | | |
| GND | GNDIO2 | 2 | | |
| E18 | PR6B | 2 | | C* |
| F17 | PR6A | 2 | | T* |
| G13 | PR5D | 2 | | C |
| G15 | PR5C | 2 | | T |
| E17 | PR5B | 2 | | C* |
| E16 | PR5A | 2 | | T* |
| GND | GND | - | | |
| F15 | PR4D | 2 | | C |
| E15 | PR4C | 2 | | T |
| D17 | PR4B | 2 | | C* |
| D18 | PR4A | 2 | | T* |
| B18 | PR3D | 2 | | C |
| C18 | PR3C | 2 | | T |
| C16 | PR3B | 2 | | C* |
| D16 | PR3A | 2 | | T* |
| C17 | PR2B | 2 | | C |
| D15 | PR2A | 2 | | T |
| VCCIO2 | VCCIO2 | 2 | | |
| GND | GNDIO2 | 2 | | |
| GND | GNDIO1 | 1 | | |
| VCCIO1 | VCCIO1 | 1 | | |

LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMXO2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| A10 | PT8E | 0 | | T |
| VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | |
| A9 | PT8D | 0 | | C |
| C9 | PT8C | 0 | | T |
| B9 | PT8B | 0 | | C |
| F9 | VCCAUX | - | | |
| A8 | PT8A | 0 | | T |
| B8 | PT7D | 0 | | C |
| C8 | PT7C | 0 | | T |
| VCC | VCC | - | | |
| A7 | PT7B | 0 | | C |
| B7 | PT7A | 0 | | T |
| A6 | PT6A | 0 | | T |
| B6 | PT6B | 0 | | C |
| D8 | PT6C | 0 | | T |
| F8 | PT6D | 0 | | C |
| C7 | PT6E | 0 | | T |
| E8 | PT6F | 0 | | C |
| D7 | PT5D | 0 | | C |
| VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | |
| E7 | PT5C | 0 | | T |
| A5 | PT5B | 0 | | C |
| C6 | PT5A | 0 | | T |
| B5 | PT4A | 0 | | T |
| A4 | PT4B | 0 | | C |
| D6 | PT4C | 0 | | T |
| F7 | PT4D | 0 | | C |
| B4 | PT4E | 0 | | T |
| GND | GND | - | | |
| C5 | PT4F | 0 | | C |
| F6 | PT3D | 0 | | C |
| E5 | PT3C | 0 | | T |
| E6 | PT3B | 0 | | C |
| D5 | PT3A | 0 | | T |
| A3 | PT2D | 0 | | C |
| C4 | PT2C | 0 | | T |
| A2 | PT2B | 0 | | C |
| B2 | PT2A | 0 | | T |
| VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | |
| E14 | GND | - | | |

Conventional Packaging

Commercial

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo256C-3T100C | 256 | 1.8V/2.5V/3.3V | 78 | -3 | TQFP | 100 | COM |
| LCMxo256C-4T100C | 256 | 1.8V/2.5V/3.3V | 78 | -4 | TQFP | 100 | COM |
| LCMxo256C-5T100C | 256 | 1.8V/2.5V/3.3V | 78 | -5 | TQFP | 100 | COM |
| LCMxo256C-3M100C | 256 | 1.8V/2.5V/3.3V | 78 | -3 | csBGA | 100 | COM |
| LCMxo256C-4M100C | 256 | 1.8V/2.5V/3.3V | 78 | -4 | csBGA | 100 | COM |
| LCMxo256C-5M100C | 256 | 1.8V/2.5V/3.3V | 78 | -5 | csBGA | 100 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo640C-3T100C | 640 | 1.8V/2.5V/3.3V | 74 | -3 | TQFP | 100 | COM |
| LCMxo640C-4T100C | 640 | 1.8V/2.5V/3.3V | 74 | -4 | TQFP | 100 | COM |
| LCMxo640C-5T100C | 640 | 1.8V/2.5V/3.3V | 74 | -5 | TQFP | 100 | COM |
| LCMxo640C-3M100C | 640 | 1.8V/2.5V/3.3V | 74 | -3 | csBGA | 100 | COM |
| LCMxo640C-4M100C | 640 | 1.8V/2.5V/3.3V | 74 | -4 | csBGA | 100 | COM |
| LCMxo640C-5M100C | 640 | 1.8V/2.5V/3.3V | 74 | -5 | csBGA | 100 | COM |
| LCMxo640C-3T144C | 640 | 1.8V/2.5V/3.3V | 113 | -3 | TQFP | 144 | COM |
| LCMxo640C-4T144C | 640 | 1.8V/2.5V/3.3V | 113 | -4 | TQFP | 144 | COM |
| LCMxo640C-5T144C | 640 | 1.8V/2.5V/3.3V | 113 | -5 | TQFP | 144 | COM |
| LCMxo640C-3M132C | 640 | 1.8V/2.5V/3.3V | 101 | -3 | csBGA | 132 | COM |
| LCMxo640C-4M132C | 640 | 1.8V/2.5V/3.3V | 101 | -4 | csBGA | 132 | COM |
| LCMxo640C-5M132C | 640 | 1.8V/2.5V/3.3V | 101 | -5 | csBGA | 132 | COM |
| LCMxo640C-3B256C | 640 | 1.8V/2.5V/3.3V | 159 | -3 | caBGA | 256 | COM |
| LCMxo640C-4B256C | 640 | 1.8V/2.5V/3.3V | 159 | -4 | caBGA | 256 | COM |
| LCMxo640C-5B256C | 640 | 1.8V/2.5V/3.3V | 159 | -5 | caBGA | 256 | COM |
| LCMxo640C-3FT256C | 640 | 1.8V/2.5V/3.3V | 159 | -3 | ftBGA | 256 | COM |
| LCMxo640C-4FT256C | 640 | 1.8V/2.5V/3.3V | 159 | -4 | ftBGA | 256 | COM |
| LCMxo640C-5FT256C | 640 | 1.8V/2.5V/3.3V | 159 | -5 | ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200C-3T100C | 1200 | 1.8V/2.5V/3.3V | 73 | -3 | TQFP | 100 | COM |
| LCMxo1200C-4T100C | 1200 | 1.8V/2.5V/3.3V | 73 | -4 | TQFP | 100 | COM |
| LCMxo1200C-5T100C | 1200 | 1.8V/2.5V/3.3V | 73 | -5 | TQFP | 100 | COM |
| LCMxo1200C-3T144C | 1200 | 1.8V/2.5V/3.3V | 113 | -3 | TQFP | 144 | COM |
| LCMxo1200C-4T144C | 1200 | 1.8V/2.5V/3.3V | 113 | -4 | TQFP | 144 | COM |
| LCMxo1200C-5T144C | 1200 | 1.8V/2.5V/3.3V | 113 | -5 | TQFP | 144 | COM |
| LCMxo1200C-3M132C | 1200 | 1.8V/2.5V/3.3V | 101 | -3 | csBGA | 132 | COM |
| LCMxo1200C-4M132C | 1200 | 1.8V/2.5V/3.3V | 101 | -4 | csBGA | 132 | COM |
| LCMxo1200C-5M132C | 1200 | 1.8V/2.5V/3.3V | 101 | -5 | csBGA | 132 | COM |
| LCMxo1200C-3B256C | 1200 | 1.8V/2.5V/3.3V | 211 | -3 | caBGA | 256 | COM |
| LCMxo1200C-4B256C | 1200 | 1.8V/2.5V/3.3V | 211 | -4 | caBGA | 256 | COM |
| LCMxo1200C-5B256C | 1200 | 1.8V/2.5V/3.3V | 211 | -5 | caBGA | 256 | COM |
| LCMxo1200C-3FT256C | 1200 | 1.8V/2.5V/3.3V | 211 | -3 | ftBGA | 256 | COM |
| LCMxo1200C-4FT256C | 1200 | 1.8V/2.5V/3.3V | 211 | -4 | ftBGA | 256 | COM |
| LCMxo1200C-5FT256C | 1200 | 1.8V/2.5V/3.3V | 211 | -5 | ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo256E-3T100I | 256 | 1.2V | 78 | -3 | TQFP | 100 | IND |
| LCMxo256E-4T100I | 256 | 1.2V | 78 | -4 | TQFP | 100 | IND |
| LCMxo256E-3M100I | 256 | 1.2V | 78 | -3 | csBGA | 100 | IND |
| LCMxo256E-4M100I | 256 | 1.2V | 78 | -4 | csBGA | 100 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo640E-3T100I | 640 | 1.2V | 74 | -3 | TQFP | 100 | IND |
| LCMxo640E-4T100I | 640 | 1.2V | 74 | -4 | TQFP | 100 | IND |
| LCMxo640E-3M100I | 640 | 1.2V | 74 | -3 | csBGA | 100 | IND |
| LCMxo640E-4M100I | 640 | 1.2V | 74 | -4 | csBGA | 100 | IND |
| LCMxo640E-3T144I | 640 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo640E-4T144I | 640 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo640E-3M132I | 640 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo640E-4M132I | 640 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo640E-3B256I | 640 | 1.2V | 159 | -3 | caBGA | 256 | IND |
| LCMxo640E-4B256I | 640 | 1.2V | 159 | -4 | caBGA | 256 | IND |
| LCMxo640E-3FT256I | 640 | 1.2V | 159 | -3 | ftBGA | 256 | IND |
| LCMxo640E-4FT256I | 640 | 1.2V | 159 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200E-3T100I | 1200 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo1200E-4T100I | 1200 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo1200E-3T144I | 1200 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo1200E-4T144I | 1200 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo1200E-3M132I | 1200 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo1200E-4M132I | 1200 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo1200E-3B256I | 1200 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo1200E-4B256I | 1200 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo1200E-3FT256I | 1200 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo1200E-4FT256I | 1200 | 1.2V | 211 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo2280E-3T100I | 2280 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo2280E-4T100I | 2280 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo2280E-3T144I | 2280 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo2280E-4T144I | 2280 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo2280E-3M132I | 2280 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo2280E-4M132I | 2280 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo2280E-3B256I | 2280 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo2280E-4B256I | 2280 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo2280E-3FT256I | 2280 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo2280E-4FT256I | 2280 | 1.2V | 211 | -4 | ftBGA | 256 | IND |
| LCMxo2280E-3FT324I | 2280 | 1.2V | 271 | -3 | ftBGA | 324 | IND |
| LCMxo2280E-4FT324I | 2280 | 1.2V | 271 | -4 | ftBGA | 324 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|---------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo2280C-3TN100C | 2280 | 1.8V/2.5V/3.3V | 73 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo2280C-4TN100C | 2280 | 1.8V/2.5V/3.3V | 73 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo2280C-5TN100C | 2280 | 1.8V/2.5V/3.3V | 73 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo2280C-3TN144C | 2280 | 1.8V/2.5V/3.3V | 113 | -3 | Lead-Free TQFP | 144 | COM |
| LCMxo2280C-4TN144C | 2280 | 1.8V/2.5V/3.3V | 113 | -4 | Lead-Free TQFP | 144 | COM |
| LCMxo2280C-5TN144C | 2280 | 1.8V/2.5V/3.3V | 113 | -5 | Lead-Free TQFP | 144 | COM |
| LCMxo2280C-3MN132C | 2280 | 1.8V/2.5V/3.3V | 101 | -3 | Lead-Free csBGA | 132 | COM |
| LCMxo2280C-4MN132C | 2280 | 1.8V/2.5V/3.3V | 101 | -4 | Lead-Free csBGA | 132 | COM |
| LCMxo2280C-5MN132C | 2280 | 1.8V/2.5V/3.3V | 101 | -5 | Lead-Free csBGA | 132 | COM |
| LCMxo2280C-3BN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -3 | Lead-Free caBGA | 256 | COM |
| LCMxo2280C-4BN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -4 | Lead-Free caBGA | 256 | COM |
| LCMxo2280C-5BN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -5 | Lead-Free caBGA | 256 | COM |
| LCMxo2280C-3FTN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -3 | Lead-Free ftBGA | 256 | COM |
| LCMxo2280C-4FTN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -4 | Lead-Free ftBGA | 256 | COM |
| LCMxo2280C-5FTN256C | 2280 | 1.8V/2.5V/3.3V | 211 | -5 | Lead-Free ftBGA | 256 | COM |
| LCMxo2280C-3FTN324C | 2280 | 1.8V/2.5V/3.3V | 271 | -3 | Lead-Free ftBGA | 324 | COM |
| LCMxo2280C-4FTN324C | 2280 | 1.8V/2.5V/3.3V | 271 | -4 | Lead-Free ftBGA | 324 | COM |
| LCMxo2280C-5FTN324C | 2280 | 1.8V/2.5V/3.3V | 271 | -5 | Lead-Free ftBGA | 324 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo256E-3TN100C | 256 | 1.2V | 78 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo256E-4TN100C | 256 | 1.2V | 78 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo256E-5TN100C | 256 | 1.2V | 78 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo256E-3MN100C | 256 | 1.2V | 78 | -3 | Lead-Free csBGA | 100 | COM |
| LCMxo256E-4MN100C | 256 | 1.2V | 78 | -4 | Lead-Free csBGA | 100 | COM |
| LCMxo256E-5MN100C | 256 | 1.2V | 78 | -5 | Lead-Free csBGA | 100 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo640E-3TN100C | 640 | 1.2V | 74 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo640E-4TN100C | 640 | 1.2V | 74 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo640E-5TN100C | 640 | 1.2V | 74 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo640E-3MN100C | 640 | 1.2V | 74 | -3 | Lead-Free csBGA | 100 | COM |
| LCMxo640E-4MN100C | 640 | 1.2V | 74 | -4 | Lead-Free csBGA | 100 | COM |
| LCMxo640E-5MN100C | 640 | 1.2V | 74 | -5 | Lead-Free csBGA | 100 | COM |
| LCMxo640E-3TN144C | 640 | 1.2V | 113 | -3 | Lead-Free TQFP | 144 | COM |
| LCMxo640E-4TN144C | 640 | 1.2V | 113 | -4 | Lead-Free TQFP | 144 | COM |
| LCMxo640E-5TN144C | 640 | 1.2V | 113 | -5 | Lead-Free TQFP | 144 | COM |
| LCMxo640E-3MN132C | 640 | 1.2V | 101 | -3 | Lead-Free csBGA | 132 | COM |
| LCMxo640E-4MN132C | 640 | 1.2V | 101 | -4 | Lead-Free csBGA | 132 | COM |
| LCMxo640E-5MN132C | 640 | 1.2V | 101 | -5 | Lead-Free csBGA | 132 | COM |
| LCMxo640E-3BN256C | 640 | 1.2V | 159 | -3 | Lead-Free caBGA | 256 | COM |
| LCMxo640E-4BN256C | 640 | 1.2V | 159 | -4 | Lead-Free caBGA | 256 | COM |
| LCMxo640E-5BN256C | 640 | 1.2V | 159 | -5 | Lead-Free caBGA | 256 | COM |
| LCMxo640E-3FTN256C | 640 | 1.2V | 159 | -3 | Lead-Free ftBGA | 256 | COM |
| LCMxo640E-4FTN256C | 640 | 1.2V | 159 | -4 | Lead-Free ftBGA | 256 | COM |
| LCMxo640E-5FTN256C | 640 | 1.2V | 159 | -5 | Lead-Free ftBGA | 256 | COM |