



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp206at-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

Pin Name	Pin Type	Buffer Type	Description
AN0-AN31		Analog	Analog input channels.
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	1	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
COFS CSCK CSDI CSDO	I/O I/O I O	ST ST ST —	Data Converter Interface frame synchronization pin. Data Converter Interface serial clock input/output pin. Data Converter Interface serial data input pin. Data Converter Interface serial data output pin.
C1RX C1TX C2RX C2TX	 0   0	ST — ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin. ECAN2 bus receive pin. ECAN2 bus transmit pin.
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I I/O I	ST ST ST ST ST ST	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1. Data I/O pin for programming/debugging communication channel 2. Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INTO INT1 INT2 INT3 INT4		ST ST ST ST ST	External interrupt 0. External interrupt 1. External interrupt 2. External interrupt 3. External interrupt 4.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA OCFB OC1-OC8	     0	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
RA0-RA7 RA9-RA10 RA12-RA15	I/O I/O I/O	ST ST ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF8 RF12-RF13	I/O I/O	ST ST	PORTF is a bidirectional I/O port.

#### TABLE 1-1: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; Analog = Analog input; P = Pow O = Output; I = Input

#### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to  $\leq$  8 MHz for start-up with PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

#### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

#### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

ister or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

#### 4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- · Register Direct
- Register Indirect
- Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note:	Not all instructions support all the
	addressing modes given above.
	Individual instructions may support
	different subsets of these addressing
	modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

#### TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

### 4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing									
	mode specified in the instruction can differ									
	for the source and destination EA.									
	However, the 4-bit Wb (Register Offset)									
	field is shared between both source and									
	destination (but typically only used by									
	one).									

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)

- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all instructions support all the
	Addressing modes given above.
	Individual instructions may support different subsets of these Addressing
	modes.

#### 4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and

#### **REGISTER 5-2:** NVMKEY: NON-VOLATILE MEMORY KEY REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 \_\_\_\_ \_\_\_\_ \_\_\_ \_\_\_\_ \_\_\_\_ \_ — \_\_\_\_ bit 15 W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0 NVMKEY<7:0> bit 7 Legend: SO = Settable only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (Write Only) bits

bit 8

bit 0

REGISTER 7	4: INTCON2: INTERRUPT CONTROL REGISTER 2									
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—		—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unkr	nown			
bit 14 bit 13-5 bit 4 bit 3	0 = DISI inst Unimplement INT4EP: Exte 1 = Interrupt of 0 = Interrupt of INT3EP: Exte 1 = Interrupt of	struction Statu ruction is activ ruction is not a <b>ted:</b> Read as rnal Interrupt on negative ed on positive ed rnal Interrupt on negative ed	is bit e active 0' 4 Edge Detect ge 3 Edge Detect ge	-						
bit 2	1 = Interrupt o 0 = Interrupt o	rnal Interrupt 2 on negative ed on positive edg	2 Edge Detect ge je	-						
bit 1	INT1EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ed		Polarity Selec	t bit					
bit 0	INTOEP: Exte 1 = Interrupt of 0 = Interrupt of	on negative ed		Polarity Selec	t bit					

#### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-20: IP	PC5: INTERRUPT PRIORITY CONTROL REGISTER 5
-------------------	--

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		IC8IP<2:0>		—		IC7IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		AD2IP<2:0>		—		INT1IP<2:0>						
bit 7							bit					
Legend:												
R = Readable	bit	W = Writable t	oit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as '0	)'									
bit 14-12	-			rrunt Priority h	nite							
	IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•	•										
	•											
	• 001 = Interrupt is priority 1											
	000 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 11		nted: Read as '0										
bit 10-8	IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	• 001 = Interru	upt is priority 1										
		upt source is disa	abled									
bit 7	Unimpleme	nted: Read as '0	)'									
bit 6-4	AD2IP<2:0>	: ADC2 Convers	ion Complete	e Interrupt Pric	rity bits							
	111 = Interru	upt is priority 7 (h	nighest priorit	y interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 3		-										
bit 2-0	Unimplemented: Read as '0' INT1IP<2:0>: External Interrupt 1 Priority bits											
		upt is priority 7 (h										
	•			,								
	•											
	• 001 - Intern	int is priority 1										
	001 = merrl	upt is priority 1										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T6IP<2:0>				DMA4IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_		_		OC8IP<2:0>	
bit 7				+	•		bit 0
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
pit 11	000 = Interru	upt is priority 1 upt source is disa n <b>ted:</b> Read as '0					
bit 10-8	111 = Interru • • 001 = Interru	DMA Channe upt is priority 7 (h upt is priority 1 upt source is disa	nighest priorit		Interrupt Prior	ity bits	
bit 7-3	Unimplemer	nted: Read as 'o	)'				
bit 2-0		: Output Compa ıpt is priority 7 (h			ity bits		
		upt is priority 1 upt source is disa					

#### 9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06A/X08A/X10A:

- FRC Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

#### 9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

#### 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06A/ X08A/X10A architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

#### EQUATION 9-1: DEVICE OPERATING FREQUENCY

### $FCY = \frac{FOSC}{2}$

#### 9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

#### EQUATION 9-2: Fosc CALCULATION

 $Fosc = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$ 

REGISTER '	<u>10-2:</u> PMD2	2: PERIPHER		DISABLE C	ONTROL RE	GISTER 2			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	lown		
bit 15	IC8MD: Input	Capture 8 Mod	lule Disable bit	t					
		ture 8 module i ture 8 module i							
bit 14	IC7MD: Input	Capture 7 Mod	lule Disable bit	t					
		ture 7 module i ture 7 module i							
bit 13		Capture 6 Mod		ŀ					
	1 = Input Cap	ture 6 module i ture 6 module i	s disabled						
bit 12	IC5MD: Input Capture 5 Module Disable bit								
		ture 5 module i ture 5 module i							
bit 11	IC4MD: Input	Capture 4 Mod	lule Disable bit	t					
		ture 4 module i ture 4 module i							
bit 10	•	Capture 3 Mod		t					
		ture 3 module i ture 3 module i							
bit 9	IC2MD: Input	Capture 2 Mod	lule Disable bit	t					
		ture 2 module i ture 2 module i							
bit 8	IC1MD: Input	Capture 1 Mod	lule Disable bit	t					
		ture 1 module i ture 1 module i							
bit 7	OC8MD: Output Compare 8 Module Disable bit								
		ompare 8 modu ompare 8 modu							
bit 6	OC7MD: Output Compare 4 Module Disable bit								
		ompare 7 modu ompare 7 modu							
bit 5	-	put Compare 6		e bit					
	•	ompare 6 modu ompare 6 modu							
bit 4	OC5MD: Out	put Compare 5	Module Disabl	e bit					
		ompare 5 modu ompare 5 modu							

#### REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON		TSIDL										
bit 15		TOIDE					bit					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0					
_	TGATE	TCKP	S<1:0>	T32	_	TCS <sup>(1)</sup>	_					
bit 7							bit					
Legend: R = Readab	le hit	W = Writable	hit	U = Unimplen	nented hit rea	d as '0'						
-n = Value a		'1' = Bit is set		0' = Bit is cle		x = Bit is unkn	0.000					
					arcu		OWIT					
bit 15	TON: Timerx	On bit										
	When T32 =	1:										
	1 = Starts 32											
	0 = Stops 32	•										
		When T32 = 0: 1 = Starts 16-bit Timerx										
	1 = Starts 16 0 = Stops 16											
bit 14	-	nted: Read as '	0'									
bit 13	TSIDL: Stop	in Idle Mode bi	t									
				device enters Id	le mode							
	0 = Continue	module operat	ion in Idle mo	ode								
bit 12-7	Unimplemer	nted: Read as '	0'									
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit								
	When TCS = This bit is ign											
	When TCS = 0:											
	1 = Gated time accumulation enabled											
		ne accumulatio										
bit 5-4		Timerx Input	Clock Presca	ale Select bits								
	11 = 1:256											
	10 = 1:64 01 = 1:8											
	00 = 1:1											
bit 3	T32: 32-bit T	imer Mode Sele	ect bit									
		nd Timery form nd Timery act a										
bit 2	Unimplemer	nted: Read as '	0'									
bit 1	-	Clock Source S										
		clock from pin <sup>-</sup>		rising edge)								
	Unimplemer	-										

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

### 17.2 <sup>2</sup>C Resources

Many useful resources related to  $I^2C$  are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546064

#### 17.2.1 KEY RESOURCES

- Section 11. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

#### 17.3 I<sup>2</sup>C Control Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

#### REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	<b>ACKDT:</b> Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<ul> <li>ACKEN: Acknowledge Sequence Enable bit</li> <li>(when operating as I<sup>2</sup>C master, applicable during master receive)</li> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as $I^2C$ master) 1 = Enables Receive mode for $I^2C$ . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	<ul> <li>PEN: Stop Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<ul> <li>RSEN: Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence</li> <li>0 = Repeated Start condition not in progress</li> </ul>
bit 0	<ul> <li>SEN: Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence</li> <li>0 = Start condition not in progress</li> </ul>

#### 19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06A/X08A/X10A devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- · Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier)
   acceptance filters
- Three full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation

- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

#### 19.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

Extended Data Frame:

An extended data frame is similar to a standard data frame, but also includes an extended identifier.

Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
	—	_		BLEN	l<1:0>		COFSG3
bit 15	·						bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	COFSG<2:0>				WS	<3:0>	
bit 7							bit
Legend:							
R = Readab		W = Writable			nented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-12	-	ted: Read as '					
bit 11-10	BLEN<1:0>:	Buffer Length (	Control bits				
				ween interrupts			
				etween interrupt	S		
				ween interrupts			
		a word will be t		een interrupts			
bit 9	-	ted: Read as '					
bit 8-5	COFSG<3:0>	: Frame Sync	Generator Co	ontrol bits			
	1111 <b>= Data</b> 1	frame has 16 w	vords				
	•						
	•						
	• 0010 = Data :	frame has 3 wo	orde				
		frame has 2 wo					
		frame has 1 wo					
bit 4	Unimplemen	ted: Read as '	0'				
bit 3-0	WS<3:0>: DC	I Data Word S	ize bits				
	1111 <b>= Data</b>	word size is 16	bits				
	•						
	•						
	•						
		word size is 5 l					
	0011 <b>= Data</b>	word size is 4 b	oits				
	0011 <b>= Data</b> 0010 <b>= Inval</b> i	word size is 4 l d Selection.	oits )o not use. U	nexpected resul nexpected resul			

#### REGISTER 20-2: DCICON2: DCI CONTROL REGISTER 2

#### REGISTER 20-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	_		BCG	<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BCC	6<7:0>			
bit 7							bit 0
•							
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	_			SAMC<4:0>(	1)	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS	<7:0> <sup>(2)</sup>			
bit 7							bit (
Legend:							
R = Readable	hit	W = Writable t	hit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at l		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	าดพท
bit 15	ADRC: ADO	C Conversion Clo	ck Source bit	t			
	1 = ADC int	ernal RC clock					
	0 = Clock de	erived from syste	m clock				
bit 14-13	Unimpleme	ented: Read as 'o	)'				
bit 12-8	SAMC<4:0	Auto Sample T	ïme bits <sup>(1)</sup>				
	11111 = 31	TAD					
	•						
	•						
	• 00001 = 1 <sup>-</sup>	TAD					
	00001 - 1 $00000 = 0^{-1}$						
bit 7-0		. ADC Conversion	on Clock Sele	ect bits(2)			
	111111111						
	•						
	•						
	•						
	01000000:	= Reserved					
		= TCY · (ADCS<7	7:0> + 1) = 64	↓ · TCY = TAD			
	•						
	•						
	•						
	00000010:	= TCY · (ADCS<7	7:0> + 1) = 3	• Tcy = Tad			
		= Tcy · (ADCS<7					
	00000000	= TCY · (ADCS<7	7:0> + 1) = 1	<ul> <li>TCY = TAD</li> </ul>			

2: This bit is not used if ADxCON3<15> (ADRC) = 1.

DC CHARACT	ERISTICS		(unless oth	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +150^{\circ}C \mbox{ for High Temperature} \end{array}$				
Parameter No.	Typical	Max	Units	Conditions				
Power-Down (	Current (IPD)							
HDC61c	3	5	μA	+150°C	3.3V	Watchdog Timer Current: △IwDT <sup>(2,4)</sup>		

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 3: These currents are measured on the device containing the most memory in this family.
- 4: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 26-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			(unless oth	erwise s	,		<b>∨</b> C for High Temperature
Parameter No.	Typical <sup>(1)</sup>	Мах	Doze Ratio	Units	Conditions		
HDC72a	39	45	1:2	mA			
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS
HDC72g	18	25	1:128	mA			

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

#### TABLE 26-9: INTERNAL LPRC ACCURACY

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions	
	LPRC @ 32.768 kHz <sup>(1)</sup>	LPRC @ 32.768 kHz <sup>(1)</sup>					
HF21	LPRC	-70 <sup>(2)</sup>	_	+70 <sup>(2)</sup>	%	$-40^{\circ}C \leq TA \leq +150^{\circ}C$	

Note 1: Change of LPRC frequency as VDD changes.

2: Characterized but not tested.

#### TABLE 26-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_		ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns	—		

**Note 1:** These parameters are characterized but not tested in manufacturing.

#### TABLE 26-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	—	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE B-2:	MAJOR SECTION UPDATES (CONTINUED)
------------	-----------------------------------

Section Name	Update Description
Section 25.0 "Electrical Characteristics"	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 25-4).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 25-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 25-18).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 25-20).
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 25-41).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 25-42).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 25-43).
	Added DMA Read/Write Timing Requirements (see Table 25-46).
Section 26.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 26-2).
	Added Note 3 and updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 26-16).
	Added Note 3 and updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 26-17).