

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp306at-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06A/X08A/X10A devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06A/X08A/X10A devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1** "Interrupt Vector Table".



FIGURE 4-2: PROGRAM MEMORY ORGANIZATION



TABLE 4-36: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

Normal Address						Bit-Rev	ersed Ad	dress	
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit		nented bit, read	I as '0'	
-n = Value at P	OR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unkn	iown
h:: 45							
DIT 15		rrupt Nesting L	visable bit				
	0 = Interrupt r	nesting is usat	led				
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	laq bit			
	1 = Trap was	caused by ove	rflow of Accun	nulator A			
	0 = Trap was	not caused by	overflow of Ac	ccumulator A			
bit 13	OVBERR: Ac	cumulator B O	verflow Trap F	lag bit			
	1 = Trap was	caused by ove	rflow of Accun	nulator B			
bit 10		not caused by	Cotootrophia C		log bit		
DIL 12	1 = Trap was	caused by cat	strophic over	flow of Accum	lator A		
	0 = Trap was	not caused by	catastrophic c	overflow of Acc	umulator A		
bit 11	COVBERR: A	Accumulator B	Catastrophic C	Overflow Trap F	lag bit		
	1 = Trap was	caused by cata	astrophic over	flow of Accumu	lator B		
	0 = Trap was	not caused by	catastrophic c	overflow of Acc	umulator B		
bit 10	OVATE: Accu	mulator A Ove	rflow Trap Ena	able bit			
	1 = Trap over 0 = Trap disal	flow of Accumı bled	ulator A				
bit 9		imulator B Ove	erflow Trap En	able bit			
Site	1 = Trap over	flow of Accum	ulator B				
	0 = Trap disal	bled					
bit 8	COVTE: Cata	strophic Overf	low Trap Enab	ole bit			
	1 = Trap on c 0 = Trap disal	atastrophic ove bled	erflow of Accur	mulator A or B	enabled		
bit 7	SFTACERR:	Shift Accumula	tor Error Statu	ıs bit			
	1 = Math erro	r trap was caus	sed by an inva	ilid accumulato	r shift lator shift		
bit 6	DIVOFRR: Ari	ithmetic Error S	Status bit				
	1 = Math erro	r trap was caus	sed by a divide	e by zero			
	0 = Math erro	r trap was not	caused by a d	ivide by zero			
bit 5	DMACERR: [OMA Controller	Error Status b	bit			
	1 = DMA cont	troller error trap	has occurred	 rrod			
hit 4			Status bit	neu			
	1 = Math erro	r tran has occu	irred				
	0 = Math erro	r trap has not o	occurred				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	
bit 15							bit 8
P/M/_0	P/M/ 0	P/M/_0	PM/0	11-0	P/M/ 0	P/M/_0	11.0
C2TXIE	C1TXIE		DMA6IF				
bit 7	0 T T A	Billinin	Billini		OZEN	01Ell	bit C
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
			e.1				
DIT 15-8	Unimplemen	ited: Read as	0.				
bit /	C2TXIF: EC/	AN2 Transmit D	ata Request I	nterrupt Flag S	status bit		
	1 = Interrupt 0 = Interrupt	request has oc request has no	curred t occurred				
bit 6	C1TXIE: FCA	AN1 Transmit D	ata Request I	nterrupt Flag S	status bit		
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	t occurred				
bit 5	DMA7IF: DM	IA Channel 7 D	ata Transfer C	Complete Interr	upt Flag Status	bit	
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	t occurred				
bit 4	DMA6IF: DM	IA Channel 6 D	ata Transfer C	Complete Interr	upt Flag Status	bit	
	1 = Interrupt	request has oc	curred				
L:1 0		request has no	t occurred				
DIT 3	Unimplemen	ited: Read as	0.				
bit 2	U2EIF: UAR	12 Interrupt Fla	g Status bit				
	\perp = Interrupt 0 = Interrupt	request has oc request has no	currea t occurred				
bit 1	U1EIF: UAR	T1 Interrupt Fla	g Status bit				
-	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	t occurred				
bit 0	Unimplemer	nted: Read as '	0'				

REGISTER 7-20:	IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5
----------------	--

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC8IP<2:0>				IC7IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		AD2IP<2:0>		_		INT1IP<2:0>	
bit 7							bit 0
Logondy							
R - Roadablo	hit	M - Mritabla k	Nit .	II – Unimplor	montod bit ro	nd as 'O'	
		'1' = Bit is set	Л	$0^{\circ} = \text{Bit is cle}$	nenieu bil, rea	v = Bitis unkn	own
					arcu		OWIT
bit 15	Unimpleme	nted: Read as '0	,				
bit 14-12	IC8IP<2:0>:	Input Capture C	hannel 8 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Intern	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0	,				
bit 10-8	IC7IP<2:0>:	Input Capture C	hannel 7 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Intern 000 = Intern	upt is priority 1 upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0	,				
bit 6-4	AD2IP<2:0>	ADC2 Convers	ion Complete	e Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Intern 000 = Intern	upt is priority 1 upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0	,				
bit 2-0	INT1IP<2:0	-: External Interr	upt 1 Priority	bits			
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				

NOTES:

11.6 I/O Helpful Tips

- 1. In some cases, certain pins as defined in TABLE 25-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and Vss. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 25.0 "Electrical Characteristics" for additional information.

11.7 I/O Resources

Many useful resources related to I/O are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546064

11.7.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have up to two I²C interface modules, denoted as I2C1 and I2C2. Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C Port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please refer to the "*dsPIC33F/PIC24H Family Reference Manual*".

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master) 1 = Enables Receive mode for I ² C. Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as I²C master) 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence 0 = Repeated Start condition not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as I²C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—			FBP<	<5:0>		
bit 15		·					bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—			FNRB	<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	it	U = Unimpleme	ented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own
bit 15-14	Unimpleme	ented: Read as '0'					
bit 13-8	FBP<5:0>:	FIFO Write Buffer	Pointer bits				
	011111 = F	RB31 buffer					
	011110 = F	RB30 buffer					
	•						
	•						
	000001 = T	RB1 buffer					
	000000 = T	RB0 buffer					
bit 7-6	Unimpleme	ented: Read as '0'					
bit 5-0	FNRB<5:0>	: FIFO Next Read	Buffer Poin	iter bits			
	011111 = F	RB31 buffer					
	•	KB30 buller					
	•						
	•						
	000001 = T	RB1 butter					
	000000 = 1						

REGISTER 19-5: CiFIFO: ECAN™ FIFO STATUS REGISTER

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	WAKFIL	_	_	_		SEG2PH<2:0>	
bit 15							bit
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM		SEG1PH<2:0	>		PRSEG<2:0>	
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
L:4 / F		tod. Dood oo	0				
		le et OAN hurs	U				
DIT 14	WAKFIL: Se	elect CAN bus I		vake-up bit			
	1 = 0 Se CAN 0 = CAN bus	line filter is no	t used for wake	e-up			
bit 13-11	Unimplemen	ted: Read as	0'				
bit 10-8	SEG2PH<2:0	>: Phase Buf	fer Segment 2	bits			
	111 = Length	i is 8 x Tq	0				
	000 = Length	i is 1 x Tq					
oit 7	SEG2PHTS:	Phase Segme	ent 2 Time Sel	ect bit			
	1 = Freely pro	ogrammable					
	0 = Maximum	n of SEG1PH b	its or Informat	ion Processing	Time (IPT), wh	nichever is grea	iter
bit 6	SAM: Sampl	le of the CAN t	bus Line bit				
	\perp = Bus line is 0 = Bus line is	s sampled thre	e times at the e at the sampl	sample point			
bit 5-3	SEG1PH<2:0)>: Phase Buf	fer Seament 1	bits			
	111 = Length	is 8 x Tq					
	000 = Length	is 1 x Tq					
oit 2-0	PRSEG<2:0>	-: Propagation	Time Segmei	nt bits			
	111 = Length	is 8 x Tq					
	000 = Length	i is 1 x Tq					



	11.0		11.0				
	0-0		0-0				
bit 15		DCIGIDE	_	DLOOI	COCKD	COOKL	bit 8
bit to							Sit 0
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
UNFM	CSDOM	DJST	_	_	_	COFSI	M<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	DCIEN: DCI N	Module Enable	bit				
	1 = Module is 0 = Module is	disabled					
bit 14	Unimplemen	ted: Read as '	o'				
bit 13	DCISIDL: DC	I Stop in Idle C	ontrol bit				
	1 = Module w	ill halt in CPU I	dle mode				
	0 = Module w	ill continue to c	perate in CP	U Idle mode			
bit 12	Unimplemen	ted: Read as '	כ'				
bit 11	DLOOP: Digit	tal Loopback M	ode Control	bit			
	1 = Digital Lo	opback mode is opback mode is	s enabled. C: s disabled	SDI and CSDO	pins internally o	connected	
bit 10	CSCKD: Sam	ple Clock Dire	ction Control	bit			
	1 = CSCK pin 0 = CSCK pin	n is an input wh n is an output w	en DCI modu hen DCI mod	ule is enabled dule is enabled			
bit 9	CSCKE: Sam	ple Clock Edge	e Control bit				
	1 = Data char 0 = Data char	nges on serial on serial of nges on serial of	clock falling e clock rising e	dge, sampled o dge, sampled o	on serial clock ri n serial clock fa	sing edge Iling edge	
bit 8	COFSD: Fran	ne Synchroniza	ation Direction	n Control bit			
	1 = COFS pin 0 = COFS pin	n is an input wh n is an output w	en DCI modu hen DCI mod	ile is enabled dule is enabled			
bit 7	UNFM: Under	rflow Mode bit					
	1 = Transmit 0 = Transmit '	last value writte '0's on a transn	en to the tran	smit registers o	on a transmit und	derflow	
bit 6	CSDOM: Ser	ial Data Output	Mode bit				
	1 = CSDO pir 0 = CSDO pir	n will be tri-state n drives '0's dui	ed during disa ring disabled	abled transmit f transmit time s	time slots lots		
bit 5	DJST: DCI Da	ata Justification	Control bit				
	1 = Data tran	smission/recep	otion is begur	n during the sar	me serial clock o	cycle as the fra	me
	0 = Data tran	ismission/recep	otion is begur	n one serial clo	ck cycle after fra	ame synchroniz	ation pulse
bit 4-2	Unimplemen	ted: Read as '	כ'				
bit 1-0	COFSM<1:0>	- Frame Sync	Mode bits				
	11 = 20-bit A(10 = 16-bit A(C-LINK mode					
	$01 = I^2 S Fran$	ne Sync mode					
	00 = Multi-Ch	annel Frame S	ync mode				

REGISTER 20-1: DCICON1: DCI CONTROL REGISTER 1

REGISTER 21-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2) (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or $1x$)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 21-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3,4)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0

0 **PCFG<31:16>:** ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - **4:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

REGISTER 21-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3,4)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.
 - 4: PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode

22.2 On-Chip Voltage Regulator

All of the dsPIC33FJXXXGPX06A/X08A/X10A devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXGPX06A/X08A/X10A family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP pin (Figure 22-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 25-13 of **Section 25.0** "**Electrical Characteristics**".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 22-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



22.3 BOR: Brown-out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

FIGURE 25-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



TABLE 25-22: 1	TIMER1 EXTERNAL	CLOCK TIMING	REQUIREMENTS ⁽¹⁾

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic			Min	Тур	Мах	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler		Tcy + 20		_	ns	Must also meet parameter TA15
			Synchro with pres	onous, scaler	(Tcy + 20)/N		_	ns	
			Asynchr	ronous	20	_	_	ns	
TA11	TTXL	TxCK Low Time	Synchronous, no prescaler		(Tcy + 20)/N	_	_	ns	Must also meet parameter TA15
			Synchro with pre	onous, scaler	20	_	—	ns	N = prescale value
			Asynchr	ronous	20	_	—	ns	(1,8,64,256)
TA15	ΤτχΡ	TxCK Input Period	Synchro no preso	onous, caler	2Tcy + 40		_	ns	_
			Synchro with pre	onous, scaler	Greater of 40 ns or (2Tcy + 40)/N				N = prescale value (1, 8, 64, 256)
			Asynchr	ronous	40			ns	—
OS60	Ft1	SOSC1/T1CK O frequency Range enabled by settir (T1CON<1>))	Dscillator Input ge (oscillator ing TCS bit		DC		50	kHz	_
TA20	TCKEXTMRL	Delay from Exter Clock Edge to Ti	rnal TxCK mer Incre	< ement	0.75Tcy+40		1.75Tcy+40	ns	—

Note 1: Timer1 is a Type A.

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

PORTA	
Register Map	
PORTB	
Register Map	
PORTC	
Register Map	
PORTD	
Register Map	
PORTE	
Register Map	
PORTF	
Register Map	
PORTG	
Register Map	
Power-Saving Features	155
Clock Frequency and Switching	155
Program Address Space	
Construction	72
Data Access from Program Memory	
Using Program Space Visibility	75
Data Access from Program Memory	
Using Table Instructions	74
Data Access from, Address Generation	73
Memory Map	
Table Read Instructions	
TBLRDH	74
TBLRDL	74
Visibility Operation	75
Program Memory	
Interrupt Vector	
Organization	
Reset Vector	

R R€ R€

Reader Response	. 358
ADvCHS0 (ADCv Input Channel 0 Select	247
ADvCHS123 (ADCv Input Channel 1, 2, 3 Select)	246
ADXCON1 (ADCx Control 1)	241
ADXCON2 (ADCx Control 2)	243
ADxCON3 (ADCx Control 3)	244
ADXCON4 (ADCx Control 4)	245
ADxCSSH (ADCx Input Scan Select High)	248
ADxCSSL (ADCx Input Scan Select Low)	248
ADxPCFGH (ADCx Port Configuration High)	249
ADxPCFGL (ADCx Port Configuration Low)	249
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	.215
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	.216
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	.217
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	.218
CiCFG1 (ECAN Baud Rate Configuration 1)	.212
CiCFG2 (ECAN Baud Rate Configuration 2)	. 213
CiCTRL1 (ECAN Control 1)	. 204
CiCTRL2 (ECAN Control 2)	. 205
CiEC (ECAN Transmit/Receive Error Count)	.211
CIFCTRL (ECAN FIFO Control)	. 207
CiFEN1 (ECAN Acceptance Filter Enable)	. 214
CiFIFO (ECAN FIFO Status)	. 208
CiFMSKSEL1 (ECAN Filter 7-0 Mask	
Selection)	, 221
CiINTE (ECAN Interrupt Enable)	. 210
CiINTF (ECAN Interrupt Flag)	. 209
CiRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)	. 219
CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)	. 219

CiRXFUL1 (ECAN Receive Buffer Full 1)	223
CiRXFUL2 (ECAN Receive Buffer Full 2)	. 223
CiRXMnEID (ECAN Acceptance Filter Mask n	
Extended Identifier)	. 222
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	. 222
CiRXOVE1 (ECAN Receive Buffer Overflow 1)	224
CiPXOVE2 (ECAN Paceive Buffer Overflow 2)	224
CITREPOL C (ECAN Receive Buller Overliow 2)	224
	007
	221
CITRBnDm (ECAN Buffer n Data Field Byte m)	227
CiTRBnEID (ECAN Buffer n Extended Identifier)	. 226
CiTRBnSID (ECAN Buffer n Standard Identifier)	. 226
CiTRBnSTAT (ECAN Receive Buffer n Status)	. 228
CiTRmnCON (ECAN TX/RX Buffer m Control)	. 225
CiVEC (ECAN Interrupt Code)	. 206
CLKDIV (Clock Divisor)	150
CORCON (Core Control)	2 94
DCICON1 (DCI Control 1)	231
	. 201
	232
	233
DCISTAT (DCI Status)	. 234
DMACS0 (DMA Controller Status 0)	141
DMACS1 (DMA Controller Status 1)	. 143
DMAxCNT (DMA Channel x Transfer Count)	. 140
DMAxCON (DMA Channel x Control)	. 137
DMAxPAD (DMA Channel x Peripheral Address)	. 140
DMAxREQ (DMA Channel x IRQ Select)	. 138
DMAxSTA (DMA Channel x RAM Start	
	130
DMAySTR (DMA Channel y DAM Start	. 155
	120
Address B)	139
DSADR (Most Recent DMA RAM Address)	. 144
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control)	144 190
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask)	144 190 194
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status)	144 190 194 192
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control)	144 190 194 192 176
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0)	144 190 194 192 176 106
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1)	144 190 194 192 176 106 108
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2)	144 190 194 192 176 106 108 110
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3)	144 190 194 192 176 106 108 110 112
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3)	144 190 194 192 176 106 108 110 112 113
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IEC4 (Interrupt Enable Control 4) IEC4 (Interrupt Enable Control 4)	144 190 194 192 176 106 108 110 112 113
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IES0 (Interrupt Flag Status 0) IES1 (Interrupt Elag Status 1)	144 190 194 192 176 106 108 110 112 113 98
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control). I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1)	144 190 194 192 176 106 108 110 112 113 98 100
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2)	144 190 194 192 176 106 108 110 112 113 98 100 102
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3)	144 190 194 192 176 106 108 110 112 113 98 100 102 104
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4)	144 190 194 192 176 106 108 106 112 113 98 100 102 104 105
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1)	144 190 194 192 176 106 108 108 110 112 113 98 100 102 104 105 95
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2)	144 190 194 192 176 106 108 108 110 112 113 98 100 102 104 105 95 97
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control and Status Register	. 144 190 194 192 176 106 108 110 112 113 113 100 102 104 105 95 97 132
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control and Status Register IPC0 (Interrupt Priority Control 0)	. 144 . 190 . 194 . 192 . 176 . 106 . 108 . 110 . 112 . 113
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXMSK (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control and Status Register IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1)	. 144 . 190 . 194 . 192 . 176 . 106 . 108 . 110 . 112 . 113 100 102 100 102 104 105
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1)	144 190 192 176 106 108 110 112 113 112 113 112 113 100 102 102 102 102 102 102 102 102 102
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10)	144 190 194 192 176 106 108 100 112 113 98 100 102 104 105 97 132 114 115 114 115 124 124 124 124
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC11 (Interrupt	144 190 194 192 176 106 108 100 112 113 98 100 102 104 105 95 97 132 114 115 125 126
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13)	144 190 194 192 176 106 108 100 112 113 98 100 102 104 105 95 97 132 114 115 124 125 126
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC14 (Interrupt Priority Control 14)	144 190 194 192 176 106 108 100 112 113 98 100 102 104 105 97 132 114 115 124 125 126 127
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 10) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC14 (Interr	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 132 114 115 124 125 126 127 128
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 10) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 14)	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 132 114 115 124 125 126 127 128 128
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 10) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 16) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 16) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 16) IPC16 (Interrupt	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 95 132 114 125 126 127 128 129
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IEC4 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC17 (Interrupt Priority Control 17)	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 125 126 127 128 129 130 131
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control and Status Register IPC0 (Interrupt Priority Control 0) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC17 (Interrupt Priority Control 17) IPC17 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2)	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 125 124 128 129 128 129 121 124 125 128 129 121 128 129 121 12
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 14) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC17 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 3) IPC3 (Interrupt Priority Control 3)	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 104 105 105 104 105 105 105 115 125 126 126 127 128 129 121 128 129 121 128 129 121 125 121 125 121 125 121 125 121 125 121 125 121 125 121 125 121 125 121
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC4 (Interrupt Priority Control 4)	144 190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 132 104 105 197 132 125 125 126 127 128 129 131 128 129 131 128 129 131 128 129 131 128 129 131 128 129 131
DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) IPC1 (Interrupt Priority Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC13 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC17 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC5 (Interrupt Priority Control 5)	144 190 194 192 176 106 108 110 112 113 98 100 102 114 105 97 132 104 105 97 132 125 125 126 127 128 129 121 128 129 121 128 129 121 128 129 121 128 129 121 128 129 121 128 129 121 128 129 121 128 129 121 128 129

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO:	Technical Publications Manager	Total Pages Sent
Γ		
Fron	n: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	
Ann		FAA: ()
Wou	$\frac{1}{2}$	
Devi		
Devi	ce: dspic33FJXXXGPX06A/X08A/X10A	Literature Number: DS70593D
Que	stions:	
1. '	What are the best features of this document?	
-		
2.	How does this document meet your hardware and softwa	re development needs?
	,	
-		
3.	Do you find the organization of this document easy to follo	ow? If not, why?
-		
4.	What additions to the document do you think would enha	nce the structure and subject?
5.	What deletions from the document could be made withou	t affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what and	I where)?
-		
7.	How would you improve this document?	