

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp310a-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



4.2 Data Address Space

The dsPIC33FJXXXGPX06A/X08A/X10A CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 through Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJXXXGPX06A/X08A/X10A instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXGPX06A/X08A/X10A core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-34.

Note:	The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pipeut diagrams for device on acting the device of the de
	and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

IADEE 4	-7. 1																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	apture Regis	ter							xxxx
IC1CON	0142	—	-	ICSIDL	_	—	—	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	apture Regis	ter							xxxx
IC2CON	0146	—	—	ICSIDL	_	—	_	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148		Input 3 Capture Register 2							xxxx								
IC3CON	014A	—	—	ICSIDL	_	—	_	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C		Input 4 Capture Register								xxxx							
IC4CON	014E	—	-	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	apture Regis	ter							XXXX
IC5CON	0152	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	apture Regis	ter							xxxx
IC6CON	0156	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	apture Regis	ter							XXXX
IC7CON	015A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	apture Regis	ter							xxxx
IC8CON	015E	—	—	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.																	

TABLE 4-7: INPUT CAPTURE REGISTER MAP

dsPIC33FJXXXGPX06A/X08A/X10A

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR dsPIC33FJXXXGP506A/510A/706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E				EID<	:15:8>				EID<7:0>							xxxx	
C1RXF12SID	0470				SID<	:10:3>				SID<2:0> — EXIDE — EID<17:16>					xxxx			
C1RXF12EID	0472		EID<15:8>						EID<7:0>								xxxx	
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>				EID<7:0>							xxxx	
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx
C1RXF14EID	047A		EID<15:8>								EID<	7:0>				xxxx		
C1RXF15SID	047C		SID<10:3>					SID<2:0> — EXIDE — EIF					EID<1	7:16>	xxxx			
C1RXF15EID	047E		EID<15:8>							EID<7:0>							xxxx	

dsPIC33FJXXXGPX06A/X08A/X10A

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXGPX06A/X08A/X10A devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.





4.3 Instruction Addressing Modes

The addressing modes in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file reg-

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	See Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—		1, 2, 3
	ECPLL, FRCPLL	Tpor + Tstartup + Trst	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	Tpor + Tstartup + Trst	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	Tpor + Tstartup + Trst	Tost + Tlock	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—	_	3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	Tost + Tlock	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	—		3
WDT	Any Clock	TRST	—	_	3
Software	Any Clock	TRST	—	—	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	TRST	_	_	3
Trap Conflict	Any Clock	TRST	—	—	3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μs nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- **3:** TRST = Internal state Reset time (20 μs nominal).
- **4:** Tos⊤ = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time (20 μs nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- · The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

^{© 2009-2012} Microchip Technology Inc.

SR: CPU STATUS REGISTER⁽¹⁾

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15							bit 8	
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С	
bit 7							bit 0	
Legend:								
C = Clear only bit R = Readable		bit	U = Unimpler	mented bit, read	1 as '0'			
S = Set only bit W = Write			le bit -n = Value at POR					

x = Bit is unknown

bit 7-5

1' = Bit is set

REGISTER 7-1:

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

'0' = Bit is cleared

- 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0		
_	—	—	US	EDT		DL<2:0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0		
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF		
bit 7							bit 0		
Legend:		C = Clear only	/ bit						
R = Readable b	oit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set			
0' = Bit is cleared 'x = Bit is unknown				U = Unimplemented bit, read as '0'					
				(2)					
bit 3	IPL3: CPU Inf	terrupt Priority	Level Status b	bit 3 ⁽²⁾					
1 = CPU interrupt priority level is greater than 7									

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>		—		SPI1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		SPI1EIP<2:0>		—		T3IP<2:0>					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own				
bit 15	Unimplem	ented: Read as '0)' • • •								
bit 14-12	U1RXIP<2	:0>: UARI1 Rece	iver Interrup	t Priority bits							
	111 = Inter •	rupt is priority 7 (r	lignest priori	ity interrupt)							
	•										
	•										
	001 = Interrupt is priority 1										
bit 11		anted: Pead as '	ableu v								
bit 10_8		SPI1 Event Int	, orrunt Priori	ty hite							
bit 10-0	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)							
	•		ingineer priori	ity interrupt)							
	•										
	• 001 - Intor	rupt is priority 1									
	001 - Inter	rupt is priority i rupt source is disa	abled								
bit 7	Unimplem	ented: Read as '0)'								
bit 6-4	SPI1EIP<2	::0>: SPI1 Error In	terrupt Prior	ity bits							
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1									
	000 = Inter	rupt source is disa	abled								
bit 3	Unimplem	ented: Read as '0)'								
bit 2-0	T3IP<2:0>:	: Timer3 Interrupt	Priority bits								
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rrupt is priority 1									
	000 = Inter	rupt source is disa	abled								

REGISTER 8-1:	DMAxCON: DMA CHANNEL x CONTROL REGISTER
---------------	---

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
CHEN	SIZE	DIR	HALF	NULLW	_	_	_	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
		AMOD	E<1:0>			MODE	<1:0>	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	IOWN	
		F						
DIT 15	1 - Channel							
	0 = Channel o	disabled						
bit 14	SIZE: Data Tr	ansfer Size bit						
	1 = Byte	= Byte						
	0 = Word	n = Word						
bit 13	DIR: Transfer	DIR : Transfer Direction bit (source/destination bus select)						
	1 = Read fron 0 = Read fron	n DMA RAM ao n peripheral ad	ddress, write t dress, write to	o peripheral ao DMA RAM ao	ddress ddress			
bit 12	HALF: Early I	Block Transfer	Complete Inte	errupt Select b	it			
	1 = Initiate blo	ock transfer col	mplete interru	pt when half of pt when all of t	f the data has be the data has bee	een moved		
bit 11	NULLW: Null	Data Periphera	al Write Mode	Select bit				
	1 = Null data	write to periphe	eral in additior	n to DMA RAM	l write (DIR bit m	nust also be cle	ar)	
bit 10-6	Unimplemen	ted: Read as '	0'					
bit 5-4	AMODE<1:0	: DMA Chann	el Operating N	Node Select bi	ts			
	11 = Reserve	d						
	10 = Peripher	al Indirect Add	ressing mode					
	01 = Register 00 = Register	Indirect without Indirect with F	ost-Increm	t mode				
bit 3-2	Unimplemen	Unimplemented: Read as '0'						
bit 1-0	MODE<1:0>:	DMA Channel	Operating Mo	ode Select bits				
	11 = One-Sho	11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)						
	10 = Continuo	ous, Ping-Pong	modes enab	led				
	01 = One-Sno	ous. Pina-Pong r	noues uisable I modes disab	u led				
	ee continue							

REGISTER 1	2-1: T1CO	N: TIMER1 CO	ONTROL R	EGISTER				
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON	—	TSIDL	_		—	—	_	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	<u>U-0</u>	R/W-0	R/W-0	U-0	
	IGAIE	ТСКР	5<1:0>		ISYNC	TCS	— hit 0	
DIT 7							DIT U	
l egend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit read	as '0'		
-n = Value at F	POR	'1' = Bit is set	bit	0' = Bit is cle	ared	x = Bit is unkn	own	
				o Bitio die				
bit 15	TON: Timer1	On bit						
	1 = Starts 16-	-bit Timer1						
	0 = Stops 16-	bit Timer1						
bit 14	Unimplemer	Inimplemented: Read as '0'						
bit 13	TSIDL: Stop	FSIDL: Stop in Idle Mode bit						
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode							
bit 12-7	Unimplemer	Unimplemented: Read as '0'						
bit 6	TGATE: Time	er1 Gated Time	Accumulatio	n Enable bit				
	When TCS =	1:						
	This bit is ign	ored.						
	<u>When TCS =</u> $1 = Cotod times$	<u>0:</u>	anablad					
	1 = Gated tin	ne accumulation	n disabled					
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	ale Select bits				
	11 = 1:256	·						
	10 = 1:64							
	01 = 1:8							
bit 3	Unimplemen	ted: Read as '	ר,					
bit 2	TSYNC: Time	er1 External Clo	ock Input Svr	hchronization S	elect bit			
2.1 -	When TCS =	1:						
	1 = Synchronize external clock input							
	0 = Do not synchronize external clock input							
	When TCS =	<u>0:</u> ored						
bit 1	TCS: Timer1	Clock Source S	Select bit					
	1 = External clock from pin T1CK (on the rising edge)							
	0 = Internal c) = Internal clock (FCY)						
bit 0	Unimplemer	nimplemented: Read as '0'						

17.2 ²C Resources

Many useful resources related to I^2C are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546064

17.2.1 KEY RESOURCES

- Section 11. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

17.3 I²C Control Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06A/X08A/X10A devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- · Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation

- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

Extended Data Frame:

An extended data frame is similar to a standard data frame, but also includes an extended identifier.

Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

REGISTER 21-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2) (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)							
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>							
bit 2	ASAM: ADC Sample Auto-Start bit							
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set 							
bit 1	SAMP: ADC Sample Enable bit							
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion. 							
bit 0	DONE: ADC Conversion Status bit							
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion. 							

REGISTER 21-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	—	—	_	—	CH123	CH123NB<1:0>					
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
—	—		—	—	CH123	NA<1:0>	CH123SA				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown				
bit 15-11	Unimplemen	ted: Read as '0	,								
bit 10-9	CH123NB<1:	0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample B bi	ts					
	When AD12E	B = 1, CHxNB is	s: U-0, Unim	plemented, Re	ead as '0'						
	11 = CH1 neg	pative input is Al	N9, CH2 neg	ative input is A	N10, CH3 neg	ative input is Al	N11				
	10 = CH1 neg	Jative input is Al	N6, CH2 neg	ative input is A	N7, CH3 nega	live input is AN	8				
hit 8	CH123SB: CH	nannel 1 2 3 P	ositive Input :	Select for Sam	nle B hit						
bit o	When AD12F	3 = 1. CHxSB is	: U-0. Unimi	plemented. Re	ad as '0'						
	1 = CH1 posit	tive input is AN3	, CH2 positiv	ve input is AN4	, CH3 positive	input is AN5					
	0 = CH1 posit	tive input is ANC	, CH2 positiv	e input is AN1	, CH3 positive	input is AN2					
bit 7-3	Unimplemen	ted: Read as '0	,								
bit 2-1	CH123NA<1:	0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample A bi	ts					
	When AD12E	B = 1, CHxNA is	s: U-0, Unim	plemented, Re	ad as '0'						
	11 = CH1 neg	gative input is Al	e input is AN9, CH2 negative input is AN10, CH3 negative input is AN11								
	10 = CH1 neg	gative input is Al	N6, CH2 neg	ative input is A	N7, CH3 nega	tive input is AN	8				
hit 0			e input is VRI	EF- Rolant for Rom	nlo A hit						
DILU	Unit235A: Unanner 1, 2, 3 Positive input Select for Sample A bit										
	1 = CH1 positi	ive input is ANG	CH2 positiv	e input is AN4	CH3 positive	input is AN5					
	0 = CH1 posit	tive input is ANC	, CH2 positiv	e input is AN1	, CH3 positive	input is AN2					

NOTES:

24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

TABLE 25-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА	ARACTERIS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency		_	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_		ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns	_
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	Ι	—	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

ARACTE	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions					
Clock Parameters											
Tad	ADC Clock Period	76			ns	—					
TRC	ADC Internal RC Oscillator Period	—	250	_	ns	—					
	Con	version F	late								
TCONV	Conversion Time	_	12 Tad	_	_	—					
FCNV	Throughput Rate	_		1.1	Msps	—					
TSAMP	Sample Time	2 Tad		—	_	—					
	Timir	ng Paramo	eters								
TPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad		3.0 Tad		Auto-Convert Trigger (SSRC<2:0> = 111) not selected					
TPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	_	3.0 TAD	_	—					
Tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	_	0.5 TAD			_					
TDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μS						
	ARACTER Symbol Tad Trc Trc Tconv Fcnv Tsamp Tpcs Tpcs Tpss Tcss Tdpu	Symbol Characteristic Cloc TAD ADC Clock Period TRC ADC Internal RC Oscillator Period TCONV Conversion Time FCNV Throughput Rate TSAMP Sample Time TPCS Conversion Start from Sample Trigger ⁽²⁾ TPSS Sample Start from Setting Sample (SAMP) bit ⁽²⁾ TCS Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ TDPU Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	ARACTERISTICS (unless Operation of the second state of the s	ARACTERISTICS (unless otherwise Operating temper Symbol Characteristic Min. Typ ⁽¹⁾ Symbol Characteristic Min. Typ ⁽¹⁾ Clock Parameters TAD ADC Clock Period 76 — TRC ADC Internal RC Oscillator Period — 250 Conversion Rate TCONV Conversion Time — 12 TAD FCNV Throughput Rate — — TSAMP Sample Time 2 TAD — TPCS Conversion Start from Sample Trigger ⁽²⁾ 2.0 TAD — TPSS Sample Start from Setting Sample (SAMP) bit ⁽²⁾ 2.0 TAD — TCSS Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ — 0.5 TAD TDPU Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3) — —	ARACTERISTICS (unless otherwise stated) Operating temperature 4 4 Symbol Characteristic Min. Typ ⁽¹⁾ Max. Symbol Characteristic Min. Typ ⁽¹⁾ Max. TAD ADC Clock Period 76 — — TRC ADC Internal RC Oscillator Period — 250 — TRC ADC Internal RC Oscillator Period — 250 — TCONV Conversion Time — 12 TAD — TCONV Conversion Time — 12 TAD — TCONV Conversion Time — 12 TAD — TRCNV Throughput Rate — 1.1 11 TSAMP Sample Time 2 TAD — — TPCS Conversion Start from Sample Trigger ⁽²⁾ 2.0 TAD — 3.0 TAD TPSS Sample Start from Setting Sample (SAMP) bit ⁽²⁾ 2.0 TAD — 3.0 TAD TCS Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ — 0.5 TAD — TDPU Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3) — <t< td=""><td>ARACTERISTICS(unless otherwise stated) Operating temperature $-40^{\circ}C \le TA$ $-40^{\circ}C \le TA$ $-40^{\circ}C \le TA$SymbolCharacteristicMin.Typ⁽¹⁾Max.UnitsClock ParametersTADADC Clock Period76—nsTRCADC Internal RC Oscillator Period—250—TRCADC Internal RC Oscillator Period—250—Conversion RateTCONVConversion Time—12 TAD—TIMING ParametersTSAMPSample Time2 TAD——Timing ParametersTPCSConversion Start from Sample Trigger⁽²⁾2.0 TAD—3.0 TAD—TPSSSample Start from Setting Sample (SAMP) bit⁽²⁾2.0 TAD—3.0 TAD—TCSSConversion Completion to Sample Start (ASAM = 1)⁽²⁾—0.5 TAD——TDPUTime to Stabilize Analog Stage from ADC Off to ADC On^(2,3)——20μs</td></t<>	ARACTERISTICS(unless otherwise stated) Operating temperature $-40^{\circ}C \le TA$ $-40^{\circ}C \le TA$ $-40^{\circ}C \le TA$ SymbolCharacteristicMin.Typ ⁽¹⁾ Max.UnitsClock ParametersTADADC Clock Period76—nsTRCADC Internal RC Oscillator Period—250—TRCADC Internal RC Oscillator Period—250—Conversion RateTCONVConversion Time—12 TAD—TIMING ParametersTSAMPSample Time2 TAD——Timing ParametersTPCSConversion Start from Sample Trigger ⁽²⁾ 2.0 TAD—3.0 TAD—TPSSSample Start from Setting Sample (SAMP) bit ⁽²⁾ 2.0 TAD—3.0 TAD—TCSSConversion Completion to Sample Start (ASAM = 1) ⁽²⁾ —0.5 TAD——TDPUTime to Stabilize Analog Stage from ADC Off to ADC On ^(2,3) ——20 μ s					

TABLE 25-45: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: TDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

TABLE 25-46: DMA READ/WRITE TIMING REQUIREMENTS

АС СН	ARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Characteristic	Min. Typ Max. Units Conditions					
DM1a	DMA Read/Write Cycle Time	_	_	2 Tcy	ns	This characteristic applies to dsPIC33FJ256GPX06A/X08A/X10A devices only.	
DM1b	DMA Read/Write Cycle Time	_	—	1 Tcy	ns	This characteristic applies to all devices with the exception of the dsPIC33FJ256GPX06A/X08A/X10A.	

26.1 High Temperature DC Characteristics

TABLE 26-1: OPERATING MIPS VS. VOLTAGE

Charactoristic	VDD Range	Temperature Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/X10A		
HDC5	VBOR to 3.6V ⁽¹⁾	-40°C to +150°C	20		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 25-11 for the minimum and maximum BOR values.

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit			
High Temperature Devices								
Operating Junction Temperature Range	TJ	-40	—	+155	°C			
Operating Ambient Temperature Range	TA	-40	—	+150	°C			
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma ({VDD - VOH} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W			
Maximum Allowed Power Dissipation	PDMAX	(Tj - Ta)/θja			W			

TABLE 26-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +150^{\circ}C \mbox{ for High Temperature} \end{array}$								
Parameter No. Symbol Characteristic		Min	Min Typ Max Units Condition						
Operating Voltage									
HDC10	Supply Voltage								
	Vdd		3.0	3.3	3.6	V	-40°C to +150°C		

TABLE 26-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARA	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Parameter No.	Typical	Мах	Units	Conditions					
Power-Down Current (IPD)									
HDC60e	250	2000	μA	+150°C 3.3V Base Power-Down Current ^(1,3)					
Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and									

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

DC CHAI	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for HighTemperature				
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins			0.4	V	IOL ≤ 1.8 mA, VDD = 3.3V See Note 1
HDO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3		_	0.4	V	IOL ≤ 3.6 mA, VDD = 3.3V See Note 1
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Io∟ ≤ 6 mA, Voo = 3.3V See Note 1
HDO20		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	IoL ≥ -1.8 mA, VDD = 3.3V See Note 1
	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins:	1.5	_	_	v	$\begin{array}{l} \text{IOH} \geq -1.9 \text{ mA, VDD} = 3.3 \text{V} \\ \text{See Note 1} \end{array}$
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_		IOH ≥ -1.85 mA, VDD = 3.3V See Note 1
			3.0	—	—		IOH ≥ -1.4 mA, VDD = 3.3V See Note 1
		Output High Voltage 4x Source Driver Pins - RA2, RA3,	1.5	-	_		$\label{eq:IOH} \begin{array}{l} \text{IOH} \geq -3.9 \text{ mA}, \text{ VDD} = 3.3 \text{V} \\ \text{See } \textbf{Note 1} \end{array}$
HDO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0	_	_	V	$\label{eq:IOH} \begin{array}{l} \mbox{IOH} \geq -3.7 \mbox{ mA, VDD} = 3.3 \mbox{V} \\ \mbox{See Note 1} \end{array}$
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO,	1.5	_	_		IOH ≥ -7.5 mA, VDD = 3.3V See Note 1
		RC15	2.0	_	_	V	IOH ≥ -6.8 mA, VDD = 3.3V See Note 1
			3.0	_			IOH ≥ -3 mA, VDD = 3.3V See Note 1

TABLE 26-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.