

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp310a-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT ⁽¹⁾		DL<2:0>	
bit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3(2)	PSV	RND	IF
bit 7	·			·		·	bit
Legend:		C = Clear onl	y bit				
R = Readable	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cle	ared	'x = Bit is unk	nown	U = Unimpler	mented bit, rea	d as '0'	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	US: DSP Mul	tiply Unsigned	Signed Contr	ol bit			
	Ų	ne multiplies a	U U				
	•	ne multiplies a	•	(1)			
bit 11	-	D Loop Termina					
	 ⊥ = Terminate 0 = No effect 	e executing DO	loop at end o	f current loop it	eration		
bit 10-8	DL<2:0>: DO	Loop Nesting	Level Status b	oits			
	111 = 7 DO lo	ops active					
	•						
	001 = 1 DO lo	op active					
	000 = 0 DO lo	ops active					
bit 7		Saturation Ena					
		ator A saturatio ator A saturatio					
bit 6		Saturation Ena					
bit o		ator B saturatio					
	0 = Accumula	ator B saturatio	n disabled				
bit 5		-	-	gine Saturation	Enable bit		
	•	ce write saturatice write saturatice write saturatice write saturatice saturatice write w					
bit 4	-	cumulator Satu		Select hit			
		ration (super s					
		ration (normal					
bit 3	IPL3: CPU In	terrupt Priority	Level Status	bit 3 ⁽²⁾			
		rupt priority lev rupt priority lev					
bit 2		n Space Visibil					
		space visible ir					
	0 = Program	space not visib	le in data spa	се			
bit 1		ng Mode Seleo					
	,	onventional) ro (convergent) r	0				
bit 0		Fractional Mul	-				
		ode enabled fo					
	∩ = Fractiona	I mode enable	d for DSP mul	Itinly ons			

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

Note 1: This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

4.2 Data Address Space

The dsPIC33FJXXXGPX06A/X08A/X10A CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 through Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJXXXGPX06A/X08A/X10A instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXGPX06A/X08A/X10A core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-34.

Note:	The actual set of peripheral features and interrupts varies by the device. Please
	refer to the corresponding device tables and pinout diagrams for device-specific
	information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

TABLE 4-1	8: E	ECAN1 F	REGIST	ER MAP	WHEN	C1CTR	L1.WIN :	= 0 OR	1 FOR	dsPIC33F	-JXXXC	SP506A	/51A0/7	706A/70	BA/710/	A DEV	CES (ONLY
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	—	—	CSIDL	ABAT	-	R	EQOP<2:0	>	OPI	MODE<2:0	>	—	CANCAP	—	—	WIN	0480
C1CTRL2	0402	_	_	_	_	_	_	_	_	_	_	_		DN	CNT<4:0>			0000
C1VEC	0404	_	_	_		F	ILHIT<4:0>			_			IC	CODE<6:0>				0000
C1FCTRL	0406	C	MABS<2:0	< 	—	-	—	_	-	_	—	—		F	SA<4:0>			0000
C1FIFO	0408	_	_			FBP<5:0>				_	_	FNRB<5:0>				0000		
C1INTF	040A	_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	—	—	—	—		—	—	—	IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRC	NT<7:0>				RERRCNT<7:0>							0000	
C1CFG1	0410	—	—	—	—		—	—	—	SJW<	1:0>			BRP<5	:0>			0000
C1CFG2	0412	—	WAKFIL	—	—		SE	EG2PH<2:()>	SEG2PHTS	SAM	S	EG1PH<2:	:0>	PF	RSEG<2:0	>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MSł	< <1:0>	F6MSł	<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK	<1:0>	F2MSI	< <1:0>	F1MSK	(<1:0>	F0MSI	<1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSK	(<1:0>	F8MSł	<1:0>	0000
Laward				Desetual														

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 FOR dsPIC33FJXXXGP506A/510A/706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440								Received [Data Word								xxxx
C1TXD	0442								Transmit E	Data Word								xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

© 2009-2012 Microchip Technology Inc.

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC5IP<2:0>		—		IC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC3IP<2:0>		—		DMA3IP<2:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o)'				
bit 14-12	-	Input Capture C		rrupt Prioritv b	its		
		upt is priority 7 (h					
	•		• • •	,			
	•						
	001 = Interru	upt is priority 1					
		upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o)'				
bit 10-8	IC4IP<2:0>:	Input Capture C	hannel 4 Inte	rrupt Priority b	its		
	111 = Interru	upt is priority 7 (h	nighest priority	/ interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '0					
bit 6-4	-	Input Capture C		rrunt Priority b	its		
		upt is priority 7 (h					
	•		5	,,			
	•						
	• 001 = Interri	upt is priority 1					
		upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0)'				
bit 2-0	DMA3IP<2:0	D>: DMA Channe	el 3 Data Trar	sfer Complete	Interrupt Pric	rity bits	
	111 = Interru	upt is priority 7 (h	nighest priority	/ interrupt)	·	-	
	•						
	•						
	001 = Interru	int is priority 1					

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾	—	—	-	—	—	—	—	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3(2)	IRQSEL2 ⁽²⁾	IRQSEL1(2)	IRQSEL0(2)	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15	FORCE: Force	e DMA Transfe	er bit ⁽¹⁾					
		ingle DMA tran		,				
		DMA transfer	-	MA request				
bit 14-7	Unimplemen	ted: Read as '	0'					
bit 6-0	IRQSEL<6:0>	DMA Periph	eral IRQ Numl	ber Select bits	(2)			
	1111111 = D	MAIRQ127 se	lected to be C	hannel DMARI	EQ			
	•							
	•							
	•							
	0000000 = DN	MAIRQ0 select	ed to be Chan	nel DMAREQ				

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
—	_	—	—		LSTCH	+<3:0>	
oit 15	÷						bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7						I	bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active t	oits			
	1111 = No DM	MA transfer ha	s occurred sin	ce system Res	et		
	1110-1000 =						
		lata transfer wa					
		lata transfer wa lata transfer wa					
		lata transfer wa					
		lata transfer wa					
		lata transfer wa					
		lata transfer wa					
bit 7		lata transfer wa inel 7 Ping-Por	-				
	1 = DMA7STE	B register select register select	ted	S Flag bit			
bit 6		inel 6 Ping-Por		s Flag bit			
		B register selec	-				
		A register selec					
bit 5	PPST5: Chan	nel 5 Ping-Por	ng Mode Statu	s Flag bit			
	1 = DMA5STE	B register selec	ted	-			
	0 = DMA5STA	A register selec	ted				
bit 4	PPST4: Chan	inel 4 Ping-Por	ng Mode Statu	s Flag bit			
		B register select A register select					
bit 3	PPST3: Chan	inel 3 Ping-Por	ng Mode Statu	s Flag bit			
		B register select A register select					
bit 2	PPST2: Chan	inel 2 Ping-Por	ng Mode Statu	s Flag bit			
	1 = DMA2STE	B register select	cted				
bit 1		inel 1 Ping-Por		s Flao bit			
	1 = DMA1STE	B register select register select	cted				
bit 0		inel 0 Ping-Por		s Flag bit			
		B register selec	-				

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit C
Legend:							
R = Readable b	it	W = Writable b	bit	U = Unimplem	ented bit, re	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit			nown	

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD				
bit 15	TOMD	TTND	TOND		_	—	bit
DIL 15							DI
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	—	_	—	I2C2MD	AD2MD ⁽¹⁾
bit 7		•					bit
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplem	ented bit, rea	id as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	nown
bit 15	T9MD: Timer	9 Module Disat	ole bit				
		odule is disable					
	0 = Timer9 m	odule is enable	d				
bit 14	T8MD: Timer	8 Module Disab	ole bit				
		odule is disable					
		odule is enable	-				
bit 13		7 Module Disat					
		odule is disable					
		odule is enable	-				
bit 12		6 Module Disat					
		odule is disable odule is enable					
bit 11-2		ited: Read as '					
bit 1	-	2 Module Disat					
		z woodle Disat	DIE DIL				
		dule is enabled					
bit 0		2 Module Disab	le bit ⁽¹⁾				
		ule is disabled					
		ule is enabled					

Note 1: PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	;	Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	;	and PORTB<7:0> as outputs
NOP		;	Delay 1 cycle
btss	PORTB, #13	i	Next Instruction


REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER											
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL	_	_	—	—	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
	TGATE	TCKP	S<1:0>		TSYNC	TCS	_				
bit 7	bit 7 bit 0										
											
Legend:						1					
R = Readabl		W = Writable			mented bit, read						
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	TON: Timer1 1 = Starts 16- 0 = Stops 16-	bit Timer1									
bit 14	-	ited: Read as '	0'								
bit 13	-	in Idle Mode bi									
	1 = Discontin		eration when	device enters lo ode	lle mode						
bit 12-7	Unimplemen	ted: Read as '	0'								
bit 6	TGATE: Time	er1 Gated Time	Accumulatio	n Enable bit							
	When TCS =										
	•	This bit is ignored.									
		When TCS = 0: 1 = Gated time accumulation enabled									
		ne accumulatio									
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	ale Select bits							
	11 = 1:256										
	10 = 1:64										
	01 = 1:8 00 = 1:1										
bit 3	Unimplemen	ted: Read as '	0'								
bit 2	TSYNC: Time	er1 External Cl	ock Input Syr	hchronization S	elect bit						
		When TCS = 1:									
		 1 = Synchronize external clock input 0 = Do not synchronize external clock input 									
	0 = Do not sy When TCS =		ernal clock inp	but							
	This bit is ign										
bit 1	-	Clock Source	Select bit								
		clock from pin		rising edge)							
	0 = Internal c										
bit 0	Unimplemen	ted: Read as '	0'								

16.3 SPI Control Registers

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0						
SPIEN		SPISIDL	—	—	_	_	_						
bit 15							bit 8						
	R/C-0						D 0						
U-0	SPIROV	U-0	U-0	U-0	U-0	R-0 SPITBF	R-0 SPIRBF						
 bit 7	SPIRUV	—	_		—	SPILBE	bit (
Legend:		C = Clearable	bit										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'							
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown						
bit 14 bit 13 bit 12-7 bit 6	0 = Disables Unimplemen SPISIDL: Sto 1 = Discontin 0 = Continue Unimplemen SPIROV: Rec 1 = A new by previous	ted: Read as '(p in Idle Mode ue module operati module operati ted: Read as '(ceive Overflow I	bit ration when de on in Idle mod)' Flag bit pletely receive xBUF register	evice enters Id le ed and discard	lle mode	oftware has not	read the						
bit 5-2		ted: Read as '											
bit 1	•			bit									
	 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. 												
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status b	pit									
	0 = Receive i Automatically	s not complete, set in hardwar	SPIxRXB is e e when SPIx t	ransfers data		 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. 							

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



REGISTER 19-7: CIINTE: ECAN™ INTERRUPT ENABLE REGISTER											
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
			_								
bit 15							bit				
D 444 0	5444.0	D 444 0		D 444 0	Dates	Dates	D N N O				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE WAKIE ERRIE — FIFOIE RBOVIE RBIE TBIE bit 7 bit											
							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
hit 15 0	Unimplomor	ted. Dood oo f	o,'								
bit 15-8	-	nted: Read as '									
bit 7		d Message Inter	•	bit							
		request enable									
		request not ena									
bit 6		Wake-up Activi		nable bit							
		 I = Interrupt request enabled Interrupt request not enabled 									
	-	-									
bit 5		Interrupt Enab									
		request enabled									
	0 = Interrupt	request not ena	abled								
bit 4	Unimplemen	nted: Read as '	0'								
bit 3	FIFOIE: FIFO) Almost Full In	terrupt Enabl	e bit							
		1 = Interrupt request enabled									
	0 = Interrupt	request not ena	abled								
bit 2	RBOVIE: RX	Buffer Overflow	v Interrupt Er	nable bit							
	1 = Interrupt request enabled										
	0 = Interrupt	request not ena	abled								
bit 1		iffer Interrupt Er									
		request enable									
	0 = Interrupt	request not ena	abled								
bit 0		ffer Interrupt En									
		1 = Interrupt request enabled									
	0 = Interrupt	request not ena	abled								

REGISTER 19-7: CIINTE: ECAN™ INTERRUPT ENABLE REGISTER

FIGURE 25-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 25-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change	_		Tcy+20	ns	_
OC20	TFLT	Fault Input Pulse-Width	Tcy+20	_	—	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.





TABLE 25-40: ECAN™ MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	—	_		ns	See parameter D032
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S	
Dimension	Dimension Limits			MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-344-5

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.