

Welcome to [E-XFL.COM](http://E-XFL.COM)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp310at-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp310at-i-pt</a>

# dsPIC33FJXXXGPX06A/X08A/X10A

**FIGURE 1-1: dsPIC33FJXXXGPX06A/X08A/X10A GENERAL BLOCK DIAGRAM**



**Note:** Not all pins or features are implemented on all device pinout configurations. See the “Pin Diagrams” section for the specific pins and features present on each device.

# dsPIC33FJXXXGPX06A/X08A/X10A

---

## REGISTER 3-2: CORCON: CORE CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT <sup>(1)</sup>	DL<2:0>		
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7							bit 0

<b>Legend:</b>	C = Clear only bit
R = Readable bit	W = Writable bit
0' = Bit is cleared	'x = Bit is unknown
	-n = Value at POR
	'1' = Bit is set
	U = Unimplemented bit, read as '0'

- bit 15-13      **Unimplemented:** Read as '0'
- bit 12      **US:** DSP Multiply Unsigned/Signed Control bit  
1 = DSP engine multiplies are unsigned  
0 = DSP engine multiplies are signed
- bit 11      **EDT:** Early DO Loop Termination Control bit<sup>(1)</sup>  
1 = Terminate executing DO loop at end of current loop iteration  
0 = No effect
- bit 10-8      **DL<2:0>:** DO Loop Nesting Level Status bits  
111 = 7 DO loops active  
:  
001 = 1 DO loop active  
000 = 0 DO loops active
- bit 7      **SATA:** AccA Saturation Enable bit  
1 = Accumulator A saturation enabled  
0 = Accumulator A saturation disabled
- bit 6      **SATB:** AccB Saturation Enable bit  
1 = Accumulator B saturation enabled  
0 = Accumulator B saturation disabled
- bit 5      **SATDW:** Data Space Write from DSP Engine Saturation Enable bit  
1 = Data space write saturation enabled  
0 = Data space write saturation disabled
- bit 4      **ACCSAT:** Accumulator Saturation Mode Select bit  
1 = 9.31 saturation (super saturation)  
0 = 1.31 saturation (normal saturation)
- bit 3      **IPL3:** CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>  
1 = CPU interrupt priority level is greater than 7  
0 = CPU interrupt priority level is 7 or less
- bit 2      **PSV:** Program Space Visibility in Data Space Enable bit  
1 = Program space visible in data space  
0 = Program space not visible in data space
- bit 1      **RND:** Rounding Mode Select bit  
1 = Biased (conventional) rounding enabled  
0 = Unbiased (convergent) rounding enabled
- bit 0      **IF:** Integer or Fractional Multiplier Mode Select bit  
1 = Integer mode enabled for DSP multiply ops  
0 = Fractional mode enabled for DSP multiply ops

**Note 1:** This bit will always read as '0'.

**2:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

**TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX10A DEVICES**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	—	—	—	—	—	—	—	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	—	—	—	—	—	—	—	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend:  $\times$  = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX08A DEVICES**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	—	—	—	—	—	—	—	—	—	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	—	—	—	—	—	—	—	—	—	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend:  $\times$  = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX06A DEVICES**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	—	—	—	—	—	—	—	—	—	CN21IE	CN20IE	—	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	—	—	—	—	—	—	—	—	—	CN21PUE	CN20PUE	—	CN18PUE	CN17PUE	CN16PUE	0000

Legend:  $\times$  = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-8: OUTPUT COMPARE REGISTER MAP**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180																xxxx	
OC1R	0182																xxxx	
OC1CON	0184	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC2RS	0186																xxxx	
OC2R	0188																xxxx	
OC2CON	018A	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC3RS	018C																xxxx	
OC3R	018E																xxxx	
OC3CON	0190	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC4RS	0192																xxxx	
OC4R	0194																xxxx	
OC4CON	0196	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC5RS	0198																xxxx	
OC5R	019A																xxxx	
OC5CON	019C	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC6RS	019E																xxxx	
OC6R	01A0																xxxx	
OC6CON	01A2	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC7RS	01A4																xxxx	
OC7R	01A6																xxxx	
OC7CON	01A8	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		
OC8RS	01AA																xxxx	
OC8R	01AC																xxxx	
OC8CON	01AE	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM<2:0>	0000		

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-17: DMA REGISTER MAP**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	—	0000	
DMA0REQ	0382	FORCE	—	—	—	—	—	—	—	—	—	IRQSEL<6:0>	—	—	—	—	0000	
DMA0STA	0384	—	—	—	—	—	—	—	—	—	—	STA<15:0>	—	—	—	—	0000	
DMA0STB	0386	—	—	—	—	—	—	—	—	—	—	STB<15:0>	—	—	—	—	0000	
DMA0PAD	0388	—	—	—	—	—	—	—	—	—	—	PAD<15:0>	—	—	—	—	0000	
DMA0CNT	038A	—	—	—	—	—	—	—	—	—	—	CNT<9:0>	—	—	—	—	0000	
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	—	0000	
DMA1REQ	038E	FORCE	—	—	—	—	—	—	—	—	—	IRQSEL<6:0>	—	—	—	—	0000	
DMA1STA	0390	—	—	—	—	—	—	—	—	—	—	STA<15:0>	—	—	—	—	0000	
DMA1STB	0392	—	—	—	—	—	—	—	—	—	—	STB<15:0>	—	—	—	—	0000	
DMA1PAD	0394	—	—	—	—	—	—	—	—	—	—	PAD<15:0>	—	—	—	—	0000	
DMA1CNT	0396	—	—	—	—	—	—	—	—	—	—	CNT<9:0>	—	—	—	—	0000	
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	—	0000	
DMA2REQ	039A	FORCE	—	—	—	—	—	—	—	—	—	IRQSEL<6:0>	—	—	—	—	0000	
DMA2STA	039C	—	—	—	—	—	—	—	—	—	—	STA<15:0>	—	—	—	—	0000	
DMA2STB	039E	—	—	—	—	—	—	—	—	—	—	STB<15:0>	—	—	—	—	0000	
DMA2PAD	03A0	—	—	—	—	—	—	—	—	—	—	PAD<15:0>	—	—	—	—	0000	
DMA2CNT	03A2	—	—	—	—	—	—	—	—	—	—	CNT<9:0>	—	—	—	—	0000	
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	—	0000	
DMA3REQ	03A6	FORCE	—	—	—	—	—	—	—	—	—	IRQSEL<6:0>	—	—	—	—	0000	
DMA3STA	03A8	—	—	—	—	—	—	—	—	—	—	STA<15:0>	—	—	—	—	0000	
DMA3STB	03AA	—	—	—	—	—	—	—	—	—	—	STB<15:0>	—	—	—	—	0000	
DMA3PAD	03AC	—	—	—	—	—	—	—	—	—	—	PAD<15:0>	—	—	—	—	0000	
DMA3CNT	03AE	—	—	—	—	—	—	—	—	—	—	CNT<9:0>	—	—	—	—	0000	
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	—	0000	
DMA4REQ	03B2	FORCE	—	—	—	—	—	—	—	—	—	IRQSEL<6:0>	—	—	—	—	0000	
DMA4STA	03B4	—	—	—	—	—	—	—	—	—	—	STA<15:0>	—	—	—	—	0000	
DMA4STB	03B6	—	—	—	—	—	—	—	—	—	—	STB<15:0>	—	—	—	—	0000	
DMA4PAD	03B8	—	—	—	—	—	—	—	—	—	—	PAD<15:0>	—	—	—	—	0000	
DMA4CNT	03BA	—	—	—	—	—	—	—	—	—	—	CNT<9:0>	—	—	—	—	0000	
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	—	0000	
DMA5REQ	03BE	FORCE	—	—	—	—	—	—	—	—	—	IRQSEL<6:0>	—	—	—	—	0000	
DMA5STA	03C0	—	—	—	—	—	—	—	—	—	—	STA<15:0>	—	—	—	—	0000	
DMA5STB	03C2	—	—	—	—	—	—	—	—	—	—	STB<15:0>	—	—	—	—	0000	
DMA5PAD	03C4	—	—	—	—	—	—	—	—	—	—	PAD<15:0>	—	—	—	—	0000	

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

1. Read eight rows of program memory (512 instructions) and store in data RAM.
2. Update the program data in RAM with the desired new data.
3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE bit (NVMCON<6>) and the WREN bit (NVMCON<14>).
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 0x55 to NVMKEY.
  - d) Write 0xAA to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 5-3.

## EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

```
; Set up NVMCON for block erase operation
    MOV    #0x4042, W0
    MOV    W0, NVMCON
; Initialize NVMCON

; Init pointer to row to be ERASED
    MOV    #tblpage(PROG_ADDR), W0
    MOV    W0, TBLPAG
    MOV    #tbloffset(PROG_ADDR), W0
    TBLWTL W0, [W0]
    DISI   #5
; Initialize PM Page Boundary SFR
; Initialize in-page EA[15:0] pointer
; Set base address of erase block
; Block all interrupts with priority <7
; for next 5 instructions

    MOV    #0x55, W0
    MOV    W0, NVMKEY
; Write the 55 key
    MOV    #0xAA, W1
    MOV    W1, NVMKEY
; Write the AA key
    BSET  NVMCON, #WR
; Start the erase sequence
    NOP
; Insert two NOPs after the erase
    NOP
; command is asserted
```

# dsPIC33FJXXXGPX06A/X08A/X10A

## EXAMPLE 5-2: LOADING THE WRITE BUFFERS

```
; Set up NVMCON for row programming operations
    MOV      #0x4001, W0                      ;
    MOV      W0, NVMCON                         ; Initialize NVMCON
; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled
    MOV      #0x0000, W0                      ;
    MOV      W0, TBLPAG                          ; Initialize PM Page Boundary SFR
    MOV      #0x6000, W0                          ; An example program memory address
; Perform the TBLWT instructions to write the latches
; 0th_program_word
    MOV      #LOW_WORD_0, W2                      ;
    MOV      #HIGH_BYT_0, W3                     ;
    TBLWTL W2, [W0]                            ; Write PM low word into program latch
    TBLWTH W3, [W0++]                           ; Write PM high byte into program latch
; 1st_program_word
    MOV      #LOW_WORD_1, W2                      ;
    MOV      #HIGH_BYT_1, W3                     ;
    TBLWTL W2, [W0]                            ; Write PM low word into program latch
    TBLWTH W3, [W0++]                           ; Write PM high byte into program latch
; 2nd_program_word
    MOV      #LOW_WORD_2, W2                      ;
    MOV      #HIGH_BYT_2, W3                     ;
    TBLWTL W2, [W0]                            ; Write PM low word into program latch
    TBLWTH W3, [W0++]                           ; Write PM high byte into program latch
    .
    .
; 63rd_program_word
    MOV      #LOW_WORD_31, W2                     ;
    MOV      #HIGH_BYT_31, W3                    ;
    TBLWTL W2, [W0]                            ; Write PM low word into program latch
    TBLWTH W3, [W0++]                           ; Write PM high byte into program latch
```

## EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

```
DISI    #5                                ; Block all interrupts with priority <7
                                                ; for next 5 instructions
MOV     #0x55, W0                           ; Write the 55 key
MOV     W0, NVMKEY                         ;
MOV     #0xAA, W1                           ; Write the AA key
MOV     W1, NVMKEY                         ;
BSET   NVMCON, #WR                          ; Start the erase sequence
NOP    NOP                                 ; Insert two NOPs after the
                                              ; erase command is asserted
NOP    NOP
```

# dsPIC33FJXXXGPX06A/X08A/X10A

---

## REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- |       |                                                                                                                                                  |
|-------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 2 | <b>OC1IF:</b> Output Compare Channel 1 Interrupt Flag Status bit<br>1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred |
| bit 1 | <b>IC1IF:</b> Input Capture Channel 1 Interrupt Flag Status bit<br>1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred  |
| bit 0 | <b>INT0IF:</b> External Interrupt 0 Flag Status bit<br>1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred              |

# dsPIC33FJXXXGPX06A/X08A/X10A

## REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15	bit 8						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI1EIP<2:0>		—		T3IP<2:0>	
bit 7	bit 0						

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'

bit 14-12    **U1RXIP<2:0>:** UART1 Receiver Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11      **Unimplemented:** Read as '0'

bit 10-8     **SPI1IP<2:0>:** SPI1 Event Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7        **Unimplemented:** Read as '0'

bit 6-4      **SPI1EIP<2:0>:** SPI1 Error Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3        **Unimplemented:** Read as '0'

bit 2-0      **T3IP<2:0>:** Timer3 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

# dsPIC33FJXXXGPX06A/X08A/X10A

## REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
DSADR<15:8>							
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
DSADR<7:0>							
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

**DSADR<15:0>**: Most Recent DMA RAM Address Accessed by DMA Controller bits

# dsPIC33FJXXXGPX06A/X08A/X10A

## REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
—	TGATE	TCKPS<1:0>	—	—	TSYNC	TCS	—
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set


'0' = Bit is cleared

x = Bit is unknown

- bit 15      **TON:** Timer1 On bit  
1 = Starts 16-bit Timer1  
0 = Stops 16-bit Timer1
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **TSIDL:** Stop in Idle Mode bit  
1 = Discontinue module operation when device enters Idle mode  
0 = Continue module operation in Idle mode
- bit 12-7     **Unimplemented:** Read as '0'
- bit 6        **TGATE:** Timer1 Gated Time Accumulation Enable bit  
When TCS = 1:  
This bit is ignored.  
When TCS = 0:  
1 = Gated time accumulation enabled  
0 = Gated time accumulation disabled
- bit 5-4      **TCKPS<1:0>:** Timer1 Input Clock Prescale Select bits  
11 = 1:256  
10 = 1:64  
01 = 1:8  
00 = 1:1
- bit 3        **Unimplemented:** Read as '0'
- bit 2        **TSYNC:** Timer1 External Clock Input Synchronization Select bit  
When TCS = 1:  
1 = Synchronize external clock input  
0 = Do not synchronize external clock input  
When TCS = 0:  
This bit is ignored.
- bit 1        **TCS:** Timer1 Clock Source Select bit  
1 = External clock from pin T1CK (on the rising edge)  
0 = Internal clock (FcY)
- bit 0        **Unimplemented:** Read as '0'

# dsPIC33FJXXXGPX06A/X08A/X10A

FIGURE 17-1: I<sup>2</sup>C™ BLOCK DIAGRAM (x = 1 OR 2)



# dsPIC33FJXXXGPX06A/X08A/X10A

## REGISTER 20-2: DCICON2: DCI CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
—	—	—	—	BLEN<1:0>	—	—	COFSG3
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
COFSG<2:0>	—	—	—	WS<3:0>	—	—	—
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-12      **Unimplemented:** Read as '0'

bit 11-10      **BLEN<1:0>:** Buffer Length Control bits

  11 = Four data words will be buffered between interrupts

  10 = Three data words will be buffered between interrupts

  01 = Two data words will be buffered between interrupts

  00 = One data word will be buffered between interrupts

bit 9      **Unimplemented:** Read as '0'

bit 8-5      **COFSG<3:0>:** Frame Sync Generator Control bits

  1111 = Data frame has 16 words

  •

  •

  0010 = Data frame has 3 words

  0001 = Data frame has 2 words

  0000 = Data frame has 1 word

bit 4      **Unimplemented:** Read as '0'

bit 3-0      **WS<3:0>:** DCI Data Word Size bits

  1111 = Data word size is 16 bits

  •

  •

  •

  0100 = Data word size is 5 bits

  0011 = Data word size is 4 bits

  0010 = **Invalid Selection.** Do not use. Unexpected results may occur

  0001 = **Invalid Selection.** Do not use. Unexpected results may occur

  0000 = **Invalid Selection.** Do not use. Unexpected results may occur

# dsPIC33FJXXXGPX06A/X08A/X10A

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
DO10	VOL	<b>Output Low Voltage</b> I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	—	—	0.4	V	IOL ≤ 3 mA, VDD = 3.3V
		<b>Output Low Voltage</b> I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	—	—	0.4	V	IOL ≤ 6 mA, VDD = 3.3V
		<b>Output Low Voltage</b> I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	—	—	0.4	V	IOL ≤ 10 mA, VDD = 3.3V
DO20	VOH	<b>Output High Voltage</b> I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	—	—	V	IOL ≥ -3 mA, VDD = 3.3V
		<b>Output High Voltage</b> I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	—	—	V	IOL ≥ -6 mA, VDD = 3.3V
		<b>Output High Voltage</b> I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	—	—	V	IOL ≥ -10 mA, VDD = 3.3V
DO20A	VOH1	<b>Output High Voltage</b> I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	1.5	—	—	V	IOL ≥ -6 mA, VDD = 3.3V See Note 1
		2.0	—	—	IOL ≥ -5 mA, VDD = 3.3V See Note 1		
		3.0	—	—	IOL ≥ -2 mA, VDD = 3.3V See Note 1		
		<b>Output High Voltage</b> 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	1.5	—	—	V	IOL ≥ -12 mA, VDD = 3.3V See Note 1
		2.0	—	—	IOL ≥ -11 mA, VDD = 3.3V See Note 1		
		3.0	—	—	IOL ≥ -3 mA, VDD = 3.3V See Note 1		
		<b>Output High Voltage</b> 8x Source Driver Pins - OSC2, CLKO, RC15	1.5	—	—	V	IOL ≥ -16 mA, VDD = 3.3V See Note 1
		2.0	—	—	IOL ≥ -12 mA, VDD = 3.3V See Note 1		
		3.0	—	—	IOL ≥ -4 mA, VDD = 3.3V See Note 1		

Note 1: Parameters are characterized, but not tested.

# dsPIC33FJXXXGPX06A/X08A/X10A

## 25.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXGPX06A/X08A/X10A AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended Operating voltage VDD range as described in Table 25-1.
--------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	—	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	CIO	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	CB	SCLx, SDAx	—	—	400	pF	In I <sup>2</sup> C™ mode

# dsPIC33FJXXXGPX06A/X08A/X10A

**TABLE 25-33: SPI<sub>x</sub> SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 2.4V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	—	11	MHz	See Note 3
SP72	TscF	SCK <sub>x</sub> Input Fall Time	—	—	—	ns	See parameter DO32 and Note 4
SP73	TscR	SCK <sub>x</sub> Input Rise Time	—	—	—	ns	See parameter DO31 and Note 4
SP30	TdoF	SDO <sub>x</sub> Data Output Fall Time	—	—	—	ns	See parameter DO32 and Note 4
SP31	TdoR	SDO <sub>x</sub> Data Output Rise Time	—	—	—	ns	See parameter DO31 and Note 4
SP35	Tsch2doV, TscL2doV	SDO <sub>x</sub> Data Output Valid after SCK <sub>x</sub> Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDO <sub>x</sub> Data Output Setup to First SCK <sub>x</sub> Edge	30	—	—	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCK <sub>x</sub> Edge	30	—	—	ns	—
SP41	Tsch2diL, TscL2diL	Hold Time of SDIx Data Input to SCK <sub>x</sub> Edge	30	—	—	ns	—
SP50	TssL2scH, TssL2scL	SS <sub>x</sub> ↓ to SCK <sub>x</sub> ↑ or SCK <sub>x</sub> Input	120	—	—	ns	—
SP51	TssH2doZ	SS <sub>x</sub> ↑ to SDO <sub>x</sub> Output High-Impedance <sup>(4)</sup>	10	—	50	ns	—
SP52	Tsch2ssH TscL2ssH	SS <sub>x</sub> after SCK <sub>x</sub> Edge	1.5 T <sub>CY</sub> + 40	—	—	ns	See Note 4
SP60	TssL2doV	SDO <sub>x</sub> Data Output Valid after SS <sub>x</sub> Edge	—	—	50	ns	—

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCK<sub>x</sub> is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

**4:** Assumes 50 pF load on all SPI<sub>x</sub> pins.

# **dsPIC33FJXXXGPX06A/X08A/X10A**

---

---

## **NOTES:**

# dsPIC33FJXXXGPX06A/X08A/X10A

---

TABLE 26-14: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +150^{\circ}\text{C}$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
Reference Inputs							
HAD08	IREF	Current Drain	—	250	600	$\mu\text{A}$	ADC operating, See Note 1
			—	—	50	$\mu\text{A}$	ADC off, See Note 1

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)<sup>(3)</sup>

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +150^{\circ}\text{C}$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- <sup>(1)</sup>							
AD23a	GERR	Gain Error	—	5	10	Lsb	$\text{VINL} = \text{AVSS} = \text{VREFL} = 0\text{V}$ , $\text{AVDD} = \text{VREFH} = 3.6\text{V}$
AD24a	E0FF	Offset Error	—	2	5	Lsb	$\text{VINL} = \text{AVSS} = \text{VREFL} = 0\text{V}$ , $\text{AVDD} = \text{VREFH} = 3.6\text{V}$
ADC Accuracy (12-bit Mode) – Measurements with internal VREF+/VREF- <sup>(1)</sup>							
AD23a	GERR	Gain Error	2	10	20	Lsb	$\text{VINL} = \text{AVSS} = 0\text{V}$ , $\text{AVDD} = 3.6\text{V}$
AD24a	E0FF	Offset Error	2	5	10	Lsb	$\text{VINL} = \text{AVSS} = 0\text{V}$ , $\text{AVDD} = 3.6\text{V}$
Dynamic Performance (12-bit Mode) <sup>(2)</sup>							
HAD33a	FNYQ	Input Signal Bandwidth	—	—	200	kHz	—

Note 1: These parameters are characterized, but are tested at 20 kspS only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents  $> | 0 |$  can affect the ADC results by approximately 4-6 counts.

TABLE 26-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)<sup>(3)</sup>

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +150^{\circ}\text{C}$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- <sup>(1)</sup>							
AD23b	GERR	Gain Error	—	3	6	Lsb	$\text{VINL} = \text{AVSS} = \text{VREFL} = 0\text{V}$ , $\text{AVDD} = \text{VREFH} = 3.6\text{V}$
AD24b	E0FF	Offset Error	—	2	5	Lsb	$\text{VINL} = \text{AVSS} = \text{VREFL} = 0\text{V}$ , $\text{AVDD} = \text{VREFH} = 3.6\text{V}$
ADC Accuracy (12-bit Mode) – Measurements with internal VREF+/VREF- <sup>(1)</sup>							
AD23b	GERR	Gain Error	—	7	15	Lsb	$\text{VINL} = \text{AVSS} = 0\text{V}$ , $\text{AVDD} = 3.6\text{V}$
AD24b	E0FF	Offset Error	—	3	7	Lsb	$\text{VINL} = \text{AVSS} = 0\text{V}$ , $\text{AVDD} = 3.6\text{V}$
Dynamic Performance (10-bit Mode) <sup>(2)</sup>							
HAD33b	FNYQ	Input Signal Bandwidth	—	—	400	kHz	—

Note 1: These parameters are characterized, but are tested at 20 kspS only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents  $> | 0 |$  can affect the ADC results by approximately 4-6 counts.

# dsPIC33FJXXXGPX06A/X08A/X10A

---

## APPENDIX B: REVISION HISTORY

### Revision A (April 2009)

This is the initial released version of the document.

### Revision B (October 2009)

The revision includes the following global update:

- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
“High-Performance, 16-Bit Digital Signal Controllers”	Added information on high temperature operation (see “ <b>Operating Range</b> ”).
Section 10.0 “Power-Saving Features”	Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see <b>Section 10.2.2 “Idle Mode”</b> ).
Section 11.0 “I/O Ports”	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2 “Open-Drain Configuration”</b> .
Section 18.0 “Universal Asynchronous Receiver Transmitter (UART)”	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 21.0 “10-Bit/12-Bit Analog-to-Digital Converter (ADC)”	Updated the ADCx block diagram (see Figure 21-1).
Section 22.0 “Special Features”	Updated the second paragraph and removed the fourth paragraph in <b>Section 22.1 “Configuration Bits”</b> .  Updated the Device Configuration Register Map (see Table 22-1).  Added the FPWRT<2:0> bit field for the FWDT register to the Configurable Bits Description table (see Table 22-1).
Section 25.0 “Electrical Characteristics”	Updated the Absolute Maximum Ratings for high temperature and added Note 4.  Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 25-7).  Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 25-36).  Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 25-12).  Updated the Internal LPRC Accuracy parameters (see Table 25-19).  Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 25-42).  Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 25-43).
Section 26.0 “High Temperature Electrical Characteristics”	Added new chapter with high temperature specifications.
“Product Identification System”	Added the “H” definition for high temperature.

---

## Worldwide Sales and Service

---

**AMERICAS**

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/>  
support  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**

Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**

Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

**ASIA/PACIFIC**

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**ASIA/PACIFIC**

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Osaka**  
Tel: 81-66-152-7160  
Fax: 81-66-152-9310

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

**EUROPE**

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820