



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 40 MIPs   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                           |
| Peripherals                | AC'97, Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT                            |
| Number of I/O              | 53  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16К х 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 18x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp706a-e-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# 3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXGPX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXGPX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

### 3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

# 3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

### 3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXGPX06A/X08A/X10A is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- · Conventional or convergent rounding (RND)
- Automatic saturation on/off for AccA (SATA)
- Automatic saturation on/off for AccB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

| TABLE 3-1: | DSP INSTRUCTIONS |
|------------|------------------|
|            | SUMMARY          |

| Instruction | Algebraic<br>Operation  | ACC Write<br>Back |
|-------------|-------------------------|-------------------|
| CLR         | A = 0                   | Yes               |
| ED          | $A = (x - y)^2$         | No                |
| EDAC        | $A = A + (x - y)^2$     | No                |
| MAC         | $A = A + (x \bullet y)$ | Yes               |
| MAC         | A = A + x2              | No                |
| MOVSAC      | No change in A          | Yes               |
| MPY         | $A = x \bullet y$       | No                |
| MPY         | $A = x^2$               | No                |
| MPY.N       | $A = -x \bullet y$      | No                |
| MSC         | $A = A - x \bullet y$   | Yes               |

### REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

| bit 2 | C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit |
|-------|--|
|       | 1 = Interrupt request has occurred                         |
|       | 0 = Interrupt request has not occurred                     |
| bit 1 | SPI2IF: SPI2 Event Interrupt Flag Status bit               |
|       | 1 = Interrupt request has occurred                         |
|       | 0 = Interrupt request has not occurred                     |
| bit 0 | SPI2EIF: SPI2 Error Interrupt Flag Status bit              |
|       | 1 = Interrupt request has occurred                         |
|       | 0 = Interrupt request has not occurred                     |

| REGISTER      | 7-13: IEC3:                            | INTERRUPT                            | ENABLE C            | ONTROL RE        | GISTER 3         |                 |       |
|---------------|--|--------------------------------------|---------------------|------------------|------------------|-----------------|-------|
| U-0           | U-0                                    | R/W-0                                | R/W-0               | R/W-0            | U-0              | U-0             | R/W-0 |
| _             | —                                      | DMA5IE                               | DCIIE               | DCIEIE           | —                | _               | C2IE  |
| bit 15        |  |                                      |                     |                  |                  |                 | bit 8 |
| R/W-0         | R/W-0                                  | R/W-0                                | R/W-0               | R/W-0            | R/W-0            | R/W-0           | R/W-0 |
| C2RXIE        |  |                                      | T9IF                | TRIE             | MI2C2IE          | SI2C2IE         | T7IF  |
| bit 7         |  | INTOIL                               | TUL                 | TOLE             | WIZOZIE          | OIZOZIL         | bit C |
| Legend:       |  |                                      |                     |                  |                  |                 |       |
| R = Readable  | e bit                                  | W = Writable                         | bit                 | U = Unimple      | mented bit, read | d as '0'        |       |
| -n = Value at | POR                                    | '1' = Bit is set                     | t                   | '0' = Bit is cle | eared            | x = Bit is unkn | iown  |
|               |  |                                      |                     |                  |                  |                 |       |
| bit 15-14     | Unimpleme                              | nted: Read as '                      | 0'                  |                  |                  |                 |       |
| bit 13        | DMA5IE: DN                             | IA Channel 5 D                       | ata Transfer (      | Complete Inter   | rupt Enable bit  |                 |       |
|               | 1 = Interrupt                          | request enable                       | d                   |                  |                  |                 |       |
| hit 12        |  |                                      | Enchlo hit          |                  |                  |                 |       |
|               | 1 = Interrupt                          | request enable                       |                     |                  |                  |                 |       |
|               | 0 = Interrupt                          | request not en                       | abled               |                  |                  |                 |       |
| bit 11        | DCIEIE: DCI                            | Error Interrupt                      | Enable bit          |                  |                  |                 |       |
|               | 1 = Interrupt                          | request enable                       | d                   |                  |                  |                 |       |
|               | 0 = Interrupt                          | request not en                       | abled               |                  |                  |                 |       |
| bit 10-9      | Unimpleme                              | nted: Read as '                      | 0'                  |                  |                  |                 |       |
| bit 8         | C2IE: ECAN2 Event Interrupt Enable bit |                                      |                     |                  |                  |                 |       |
|               | 1 = Interrupt<br>0 = Interrupt         | request enable<br>request not ena    | d<br>abled          |                  |                  |                 |       |
| bit 7         | C2RXIE: EC                             | AN2 Receive D                        | ata Ready Inf       | errupt Enable    | bit              |                 |       |
|               | 1 = Interrupt                          | request enable                       | d<br>abled          | ·                |                  |                 |       |
| bit 6         | INTAIE: Exte                           | requeet not en                       | Enable hit          |                  |                  |                 |       |
| bit o         | 1 = Interrupt                          | request enable                       | d                   |                  |                  |                 |       |
| hit 5         | 0 = Interrupt                          | request not ena                      | ableo<br>Enable bit |                  |                  |                 |       |
|               | 1 = Interrupt                          | request enable                       | d                   |                  |                  |                 |       |
|               | 0 = Interrupt                          | request not en                       | abled               |                  |                  |                 |       |
| bit 4         | T9IE: Timer9                           | Interrupt Enab                       | le bit              |                  |                  |                 |       |
|               | 1 = Interrupt                          | request enable                       | d<br>abled          |                  |                  |                 |       |
| hit 3         | TRIF: Timer8                           | Interrunt Enab                       | le hit              |                  |                  |                 |       |
| bit 5         | 1 = Interrupt                          | request enable                       | d                   |                  |                  |                 |       |
|               | 0 = Interrupt                          | request not en                       | abled               |                  |                  |                 |       |
| bit 2         | MI2C2IE: 120                           | C2 Master Ever                       | nts Interrupt E     | nable bit        |                  |                 |       |
|               | 1 = Interrupt<br>0 = Interrupt         | request enable<br>request not ena    | d<br>abled          |                  |                  |                 |       |
| bit 1         | SI2C2IE: 120                           | 2 Slave Events                       | s Interrupt Ena     | able bit         |                  |                 |       |
|               | 1 = Interrupt                          | request enable                       | d                   |                  |                  |                 |       |
|               | 0 = Interrupt                          | request not ena                      | abled               |                  |                  |                 |       |
| bit 0         | T7IE: Timer7                           | Interrupt Enab                       | le bit              |                  |                  |                 |       |
|               | 1 = Interrupt<br>0 = Interrupt         | request enable<br>request not enable | d<br>abled          |                  |                  |                 |       |

### REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

| U-0             | R/W-1                             | R/W-0                   | R/W-0          | U-0               | R/W-1           | R/W-0            | R/W-0 |
|-----------------|-----------------------------------|-------------------------|----------------|-------------------|-----------------|------------------|-------|
| _               |                                   | T2IP<2:0>               |                | _                 |                 | OC2IP<2:0>       |       |
| bit 15          |                                   |                         |                |                   |                 |                  | bit 8 |
|                 |                                   |                         |                |                   |                 |                  |       |
| U-0             | R/W-1                             | R/W-0                   | R/W-0          | U-0               | R/W-1           | R/W-0            | R/W-0 |
| —               |                                   | IC2IP<2:0>              |                | —                 |                 | DMA0IP<2:0>      |       |
| bit 7           |                                   |                         |                |                   |                 |                  | bit 0 |
| Legend:         |                                   |                         |                |                   |                 |                  |       |
| R = Readable b  | oit                               | W = Writable b          | bit            | U = Unimpler      | mented bit, re  | ad as '0'        |       |
| -n = Value at P | OR                                | '1' = Bit is set        |                | '0' = Bit is cle  | ared            | x = Bit is unkno | wn    |
| <u> </u>        |                                   |                         |                |                   |                 |                  |       |
| bit 15          | Unimpleme                         | nted: Read as '0        | ,              |                   |                 |                  |       |
| bit 14-12       | T2IP<2:0>:                        | Timer2 Interrupt        | Priority bits  |                   |                 |                  |       |
|                 | 111 = Interru                     | upt is priority 7 (h    | ighest priorit | y interrupt)      |                 |                  |       |
|                 | •                                 |                         |                |                   |                 |                  |       |
|                 | •                                 |                         |                |                   |                 |                  |       |
|                 | 001 = Interru                     | upt is priority 1       | blad           |                   |                 |                  |       |
| hit 11          | UUU = Intern                      | upt source is disa      | ,<br>,         |                   |                 |                  |       |
| DIL II          |                                   | • Output Compa          | channel 2      | Interrupt Drier   | ity hito        |                  |       |
| DIL TU-0        | 111 = Interr                      | unt is priority 7 (h    | iabest priorit | v interrunt)      | ity bits        |                  |       |
|                 | •                                 |                         | ignest priorit | y menupt)         |                 |                  |       |
|                 | •                                 |                         |                |                   |                 |                  |       |
|                 | •<br>001 = Interr                 | unt is priority 1       |                |                   |                 |                  |       |
|                 | 000 = Interr                      | upt source is disa      | abled          |                   |                 |                  |       |
| bit 7           | Unimpleme                         | nted: Read as '0        | ,              |                   |                 |                  |       |
| bit 6-4         | IC2IP<2:0>:                       | Input Capture C         | hannel 2 Inte  | errupt Priority b | its             |                  |       |
|                 | 111 = Interro                     | upt is priority 7 (h    | ighest priorit | y interrupt)      |                 |                  |       |
|                 | •                                 |                         |                |                   |                 |                  |       |
|                 | •                                 |                         |                |                   |                 |                  |       |
|                 | 001 = Interro                     | upt is priority 1       |                |                   |                 |                  |       |
|                 | 000 = Interru                     | upt source is disa      | abled          |                   |                 |                  |       |
| bit 3           | Unimpleme                         | nted: Read as '0        | ,              |                   |                 |                  |       |
| bit 2-0         | DMA0IP<2:0                        | 0>: DMA Channe          | el 0 Data Trar | nsfer Complete    | Interrupt Price | ority bits       |       |
|                 | <ul> <li>⊥⊥⊥ = Interru</li> </ul> | upt is priority 7 (n    | ignest priorit | y interrupt)      |                 |                  |       |
|                 | •                                 |                         |                |                   |                 |                  |       |
|                 | •                                 | and the method of the A |                |                   |                 |                  |       |
|                 | 001 = Interro                     | upt is priority 1       | abled          |                   |                 |                  |       |
|                 |                                   |                         |                |                   |                 |                  |       |

| REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17 |                  |   |                |                  |                  |                 |       |  |  |  |
|--|------------------|---|----------------|------------------|------------------|-----------------|-------|--|--|--|
| U-0  | R/W-1            | R/W-0   | R/W-0          | U-0              | R/W-1            | R/W-0           | R/W-0 |  |  |  |
| _  |                  | C2TXIP<2:0>   |                | _                |                  | C1TXIP<2:0>     |       |  |  |  |
| bit 15   |                  |   |                |                  |                  |                 | bit 8 |  |  |  |
|  |                  |   |                |                  |                  |                 |       |  |  |  |
| U-0  | R/W-1            | R/W-0   | R/W-0          | U-0              | R/W-1            | R/W-0           | R/W-0 |  |  |  |
|  |                  | DMA7IP<2:0>   |                | —                |                  | DMA6IP<2:0>     | h:t 0 |  |  |  |
| DIT 7  |                  |   |                |                  |                  |                 | DITU  |  |  |  |
| Legend:  |                  |   |                |                  |                  |                 |       |  |  |  |
| R = Readabl  | le bit           | W = Writable  | bit            | U = Unimple      | mented bit, re   | ad as '0'       |       |  |  |  |
| -n = Value at  | t POR            | '1' = Bit is set  |                | '0' = Bit is cle | eared            | x = Bit is unkn | own   |  |  |  |
|  |                  |   |                |                  |                  |                 |       |  |  |  |
| bit 15   | Unimpleme        | ented: Read as 'o   | כ'             |                  |                  |                 |       |  |  |  |
| bit 14-12  | C2TXIP<2:        | 0>: ECAN2 Trans   | smit Data Re   | equest Interrupt | Priority bits    |                 |       |  |  |  |
|  | 111 = Interi     | <pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre> |                |                  |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | 001 = Interi     | upt is priority 1   |                |                  |                  |                 |       |  |  |  |
| 1.11.44  | 000 = Interi     | upt source is dis   | abled          |                  |                  |                 |       |  |  |  |
| bit 11   | Unimpleme        | ented: Read as '  | )'             |                  | D. C. B.         |                 |       |  |  |  |
| DIT 10-8   |                  | <b>U&gt;:</b> ECAN1 Trans   | smit Data Re   |                  | Priority bits    |                 |       |  |  |  |
|  | •                | terrupt is priority 7 (highest priority interrupt)                    |                |                  |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | 001 = Interi     | upt is priority 1   | ahled          |                  |                  |                 |       |  |  |  |
| bit 7  | Unimpleme        | nted. Read as '   | נטוכט<br>ז'    |                  |                  |                 |       |  |  |  |
| bit 6-4  | DMA7IP<2         | 0>: DMA Channe  | el 7 Data Tra  | ansfer Complete  | e Interrunt Pric | ority bits      |       |  |  |  |
|  | 111 = Inter      | rupt is priority 7 (I   | highest priori | itv interrupt)   |                  | inty bito       |       |  |  |  |
|  | •                |   | 5              | -,, -,           |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | •<br>001 = Inter | runt is priority 1  |                |                  |                  |                 |       |  |  |  |
|  | 000 = Interi     | upt source is dis   | abled          |                  |                  |                 |       |  |  |  |
| bit 3  | Unimpleme        | ented: Read as '  | o'             |                  |                  |                 |       |  |  |  |
| bit 2-0  | DMA6IP<2:        | 0>: DMA Channe  | el 6 Data Tra  | ansfer Complete  | e Interrupt Pric | ority bits      |       |  |  |  |
|  | 111 = Interi     | rupt is priority 7 (I   | highest priori | ity interrupt)   |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | •                |   |                |                  |                  |                 |       |  |  |  |
|  | 001 = Interi     | upt is priority 1   |                |                  |                  |                 |       |  |  |  |
|  | 000 = Interi     | upt source is dis   | abled          |                  |                  |                 |       |  |  |  |

NOTES:

| REGISTER 13-2: TyCON (T3CON, T5CON, T7CON OR T9CON) CONTROL REGISTER |                                  |                                |                             |                              |                |                      |                 |  |  |
|--|----------------------------------|--------------------------------|-----------------------------|------------------------------|----------------|----------------------|-----------------|--|--|
| R/W-0  | U-0                              | R/W-0                          | U-0                         | U-0                          | U-0            | U-0                  | U-0             |  |  |
| TON <sup>(1)</sup>   | —                                | TSIDL <sup>(2)</sup>           | —                           | —                            | —              | —                    |                 |  |  |
| bit 15   |                                  |                                |                             |                              |                |                      | bit 8           |  |  |
| <b></b>  |                                  |                                |                             |                              |                |                      |                 |  |  |
| U-0  | R/W-0                            | R/W-0                          | R/W-0                       | U-0                          | U-0            | R/W-0                | U-0             |  |  |
|  | TGATE                            | TCKPS                          | <1:0>(1)                    |                              |                | TCS <sup>(1,3)</sup> | _               |  |  |
| bit 7  |                                  |                                |                             |                              |                |                      | bit 0           |  |  |
| Legend:  |                                  |                                |                             |                              |                |                      |                 |  |  |
| R = Readable   | bit                              | W = Writable                   | bit                         | U = Unimple                  | mented bit rea | ad as '0'            |                 |  |  |
| -n = Value at I  | POR                              | (1) = Bit is set               | bit                         | 0' = Bit is cle              | eared          | x = Bit is unkn      | own             |  |  |
|  | ÖR                               |                                |                             |                              |                |                      | own             |  |  |
| bit 15   | TON: Timerv                      | On bit <sup>(1)</sup>          |                             |                              |                |                      |                 |  |  |
|  | 1 = Starts 16-                   | bit Timery                     |                             |                              |                |                      |                 |  |  |
|  | 0 = Stops 16-                    | bit Timery                     |                             |                              |                |                      |                 |  |  |
| bit 14   | Unimplemen                       | ted: Read as '                 | 0'                          |                              |                |                      |                 |  |  |
| bit 13   | TSIDL: Stop i                    | in Idle Mode bit               | (2)                         |                              |                |                      |                 |  |  |
|  | 1 = Discontin                    | ue module ope                  | ration when o               | device enters lo             | lle mode       |                      |                 |  |  |
|  | 0 = Continue                     | module operat                  | ion in Idle mo              | ode                          |                |                      |                 |  |  |
| bit 12-7   | Unimplemen                       | ted: Read as '                 | 0'                          |                              |                |                      |                 |  |  |
| bit 6  | TGATE: Time                      | ery Gated Time                 | Accumulatio                 | n Enable bit <sup>(1)</sup>  |                |                      |                 |  |  |
|  | When TCS =                       | <u>1:</u>                      |                             |                              |                |                      |                 |  |  |
|  | This bit is ign                  | ored.                          |                             |                              |                |                      |                 |  |  |
|  | <u>When <math>ICS = 1</math></u> | S = 0:                         |                             |                              |                |                      |                 |  |  |
|  | 0 = Gated tim                    | ne accumulation                | n disabled                  |                              |                |                      |                 |  |  |
| bit 5-4  | TCKPS<1:0>                       | : Timer3 Input                 | Clock Presca                | le Select bits <sup>(1</sup> | )              |                      |                 |  |  |
|  | 11 = 1:256                       |                                |                             |                              |                |                      |                 |  |  |
|  | 10 = 1:64                        |                                |                             |                              |                |                      |                 |  |  |
|  | 01 <b>= 1:8</b>                  |                                |                             |                              |                |                      |                 |  |  |
|  | 00 = 1:1                         |                                |                             |                              |                |                      |                 |  |  |
| bit 3-2  | Unimplemen                       | ted: Read as '                 | 0'                          |                              |                |                      |                 |  |  |
| bit 1  | TCS: Timery                      | Clock Source S                 | Select bit <sup>(1,3)</sup> |                              |                |                      |                 |  |  |
|  | 1 = External o<br>0 = Internal c | clock from pin ٦<br>lock (Fcy) | yCK (on the                 | rising edge)                 |                |                      |                 |  |  |
| bit 0  | Unimplemen                       | ted: Read as '                 | 0'                          |                              |                |                      |                 |  |  |
| Note 1: Wh   | nen 32-bit opera                 | tion is enabled                | (T2CON<3>                   | = 1), these bits             | have no effect | t on Timery opera    | tion; all timer |  |  |
| fun  | ictions are set th               | hrough T2CON                   | •                           | ,.                           |                |                      |                 |  |  |

2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

# 17.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( $I^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard, with a 16-bit interface.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have up to two I<sup>2</sup>C interface modules, denoted as I2C1 and I2C2. Each I<sup>2</sup>C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each  $I^2C$  module 'x' (x = 1 or 2) offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and will arbitrate accordingly

# 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The  $I^2C$  module can operate either as a slave or a master on an  $I^2C$  bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please refer to the "*dsPIC33F/PIC24H Family Reference Manual*".

### REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 4   | URXINV: Receive Polarity Inversion bit<br>1 = UxRX Idle state is '0'<br>0 = UxRX Idle state is '1'   |
|---------|--|
| bit 3   | BRGH: High Baud Rate Enable bit  |
|         | <ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul> |
| bit 2-1 | PDSEL<1:0>: Parity and Data Selection bits   |
|         | <ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>                      |
| bit 0   | STSEL: Stop Bit Selection bit<br>1 = Two Stop bits<br>0 = One Stop bit   |

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

### REGISTER 19-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

| rt/VV-U       | K/W-U   | K/W-U   | K/W-U  | K/VV-U                      |                 | K/VV-U          | K/VV-U |
|---------------|---|---|--|-----------------------------|-----------------|-----------------|--------|
| bit 15        | F/BP  | S.U>  |  |                             | F0B             | FN0.U2          | h:+ 0  |
| DIL 15        |   |   |  |                             |                 |                 | DILO   |
| R/W-0         | R/W-0   | R/W-0   | R/W-0  | R/W-0                       | R/W-0           | R/W-0           | R/W-0  |
|               | F5BP  | <3:0>   |  |                             | F4B             | P<3:0>          |        |
| bit 7         |   |   |  |                             |                 |                 | bit 0  |
|               |   |   |  |                             |                 |                 |        |
| Legend:       |   |   |  |                             |                 |                 |        |
| R = Readable  | e bit   | W = Writable  | bit  | U = Unimplen                | nented bit, rea | ad as '0'       |        |
| -n = Value at | POR   | '1' = Bit is set  |  | '0' = Bit is clea           | ared            | x = Bit is unkr | nown   |
|               | -   |   |  |                             |                 |                 | -      |
| bit 15-12     | F7BP<3:0>:<br>1111 = Filter<br>1110 = Filter              | RX Buffer Writt<br>hits received ir<br>hits received ir | en when Filte<br>א RX FIFO bu<br>א RX Buffer 1 | er 7 Hits bits<br>ffer<br>4 |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | 0001 = Filter<br>0000 = Filter                            | hits received in hits received in                       | n RX Buffer 1<br>n RX Buffer 0                 |                             |                 |                 |        |
| bit 11-8      | F6BP<3:0>:<br>1111 = Filter<br>1110 = Filter              | RX Buffer Writt<br>hits received ir<br>hits received ir | en when Filte<br>ה RX FIFO bu<br>ה RX Buffer 1 | er 6 Hits bits<br>ffer<br>4 |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | 0001 = Filter<br>0000 = Filter                            | hits received in<br>hits received in                    | n RX Buffer 1<br>n RX Buffer 0                 |                             |                 |                 |        |
| bit 7-4       | <b>F5BP&lt;3:0&gt;:</b><br>1111 = Filter<br>1110 = Filter | RX Buffer Writt<br>hits received in<br>hits received in | en when Filte<br>n RX FIFO bu<br>n RX Buffer 1 | er 5 Hits bits<br>ffer<br>4 |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | •<br>0001 = Filter<br>0000 = Filter                       | hits received ir hits received ir                       | n RX Buffer 1<br>n RX Buffer 0                 |                             |                 |                 |        |
| bit 3-0       | F4BP<3:0>:  | RX Buffer Writt   | en when Filte                                  | er 4 Hits bits              |                 |                 |        |
|               | 1111 = Filter<br>1110 = Filter<br>•                       | hits received in<br>hits received in                    | ו RX FIFO bu<br>ו RX Buffer 1                  | ffer<br>4                   |                 |                 |        |
|               | •   |   |  |                             |                 |                 |        |
|               | •<br>0001 = Filter  | hits received ir  | n RX Buffer 1                                  |                             |                 |                 |        |
|               | 0000 <b>= Filter</b>                                      | hits received in  | n RX Buffer 0                                  |                             |                 |                 |        |

| Bit Field | Register | RTSP<br>Effect | Description  |
|-----------|----------|----------------|--|
| BWRP      | FBS      | Immediate      | Boot Segment Program Flash Write Protection<br>1 = Boot segment may be written<br>0 = Boot segment is write-protected  |
| BSS<2:0>  | FBS      | Immediate      | <ul> <li>Boot Segment Program Flash Code Protection Size</li> <li>X11 = No Boot program Flash segment</li> <li>Boot space is 1K IW less VS</li> <li>110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh</li> <li>010 = High security; boot program Flash segment starts at End of VS, ends at 0007FEh</li> <li>Boot space is 4K IW less VS</li> <li>101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh</li> <li>001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh</li> <li>Boot space is 8K IW less VS</li> <li>100 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh</li> <li>Boot space is 8K IW less VS</li> <li>100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh</li> <li>000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh</li> </ul> |
| RBS<1:0>  | FBS      | Immediate      | Boot Segment RAM Code Protection<br>11 = No Boot RAM defined<br>10 = Boot RAM is 128 Bytes<br>01 = Boot RAM is 256 Bytes<br>00 = Boot RAM is 1024 Bytes  |
| SWRP      | FSS      | Immediate      | Secure Segment Program Flash Write Protection<br>1 = Secure segment may be written<br>0 = Secure segment is write-protected  |

#### TABLE 22-2: CONFIGURATION BITS DESCRIPTION

# 24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.





# TABLE 25-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS

|              | RACTERIST             | ICS   | Standard Operating Conditions: 2.4V to 3.6V<br>(unless otherwise stated) |                    |                   |  |   |  |
|--------------|-----------------------|---|--|--------------------|-------------------|--|---|--|
|              |                       |   | Operating  | temperat           | ture -40°<br>-40° | $C^{\circ} \le TA^{\circ} \le C^{\circ} \le TA^{\circ} \le TA^$ | +85°C for Industrial<br>+125°C for Extended |  |
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>                 | Min  | Тур <sup>(2)</sup> | Мах               | Units  | Conditions                                  |  |
| SP10         | TscP                  | Maximum SCK Frequency                         | —  | —                  | 10                | MHz  | -40°C to +125°C and see <b>Note 3</b>       |  |
| SP20         | TscF                  | SCKx Output Fall Time                         | —  | —                  |                   | ns   | See parameter DO32 and <b>Note 4</b>        |  |
| SP21         | TscR                  | SCKx Output Rise Time                         |  |                    |                   | ns   | See parameter DO31 and <b>Note 4</b>        |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time                    | —  | —                  |                   | ns   | See parameter DO32 and <b>Note 4</b>        |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time                    |  |                    |                   | ns   | See parameter DO31 and <b>Note 4</b>        |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge        |  | 6                  | 20                | ns   |   |  |
| SP36         | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to<br>First SCKx Edge  | 30   |                    |                   | ns   |   |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data<br>Input to SCKx Edge | 30   | _                  |                   | ns   | _   |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge     | 30   |                    |                   | ns   |   |  |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

# 26.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06A/X08A/X10A electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between  $-40^{\circ}$ C to  $+150^{\circ}$ C are identical to those shown in **Section 25.0** "**Electrical Characteristics**" for operation between  $-40^{\circ}$ C to  $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 25.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJXXXGPX06A/X08A/X10A high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings

#### (See Note 1)

| Ambient temperature under bias <sup>(4)</sup>                                 | 40°C to +150°C       |
|---|----------------------|
| Storage temperature   | 65°C to +160°C       |
| Voltage on VDD with respect to Vss  | 0.3V to +4.0V        |
| Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(5)</sup> | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$    | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(5)}$  | 0.3V to 5.6V         |
| Voltage on VCAP with respect to Vss   | 2.25V to 2.75V       |
| Maximum current out of Vss pin  | 60 mA                |
| Maximum current into VDD pin <sup>(2)</sup>                                   | 60 mA                |
| Maximum junction temperature  | +155°C               |
| Maximum current sourced/sunk by any 2x I/O pin <sup>(3)</sup>                 | 2 mA                 |
| Maximum current sourced/sunk by any 4x I/O pin <sup>(3)</sup>                 | 4 mA                 |
| Maximum current sourced/sunk by any 8x I/O pin <sup>(3)</sup>                 | 8 mA                 |
| Maximum current sunk by all ports combined                                    | 10 mA                |
| Maximum current sourced by all ports combined <sup>(2)</sup>                  | 10 mA                |

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
- **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGECx, and PGEDx pins.
- 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
- 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

### TABLE 26-14: ADC MODULE SPECIFICATIONS

| /<br>CHARAC      | AC<br>TERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |                        |          |            |          |  |
|------------------|-----------------|---|------------------------|----------|------------|----------|--|
| Param<br>No.     | Symbol          | Characteristic  | ic Min Typ Max Units C |          | Conditions |          |  |
| Reference Inputs |                 |   |                        |          |            |          |  |
| HAD08            | IREF            | Current Drain   |                        | 250<br>— | 600<br>50  | μA<br>μA | ADC operating, See <b>Note 1</b><br>ADC off, See <b>Note 1</b> |

Note 1: These parameters are not characterized or tested in manufacturing.

**2:** These parameters are characterized, but are not tested in manufacturing.

### TABLE 26-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)<sup>(3)</sup>

| CHARAC   | AC<br>CTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |                                     |     |     | erwise stated)<br>perature |       |  |
|--|---|-------------------------------------|-----|-----|----------------------------|-------|--|
| Param<br>No.   | Symbol  | Characteristic                      | Min | Тур | Max                        | Units | Conditions                                       |
| ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- <sup>(1)</sup> |   |                                     |     |     |                            |       | /REF+/VREF- <sup>(1)</sup>                       |
| AD23a  | Gerr  | Gain Error                          |     | 5   | 10                         | LSb   | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |
| AD24a  | EOFF  | Offset Error                        |     | 2   | 5                          | LSb   | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |
| ADC Accuracy (12-bit Mode) – Measurements with internal VREF+/VREF- <sup>(1)</sup> |   |                                     |     |     |                            |       |  |
| AD23a  | Gerr  | Gain Error                          | 2   | 10  | 20                         | LSb   | VINL = AVSS = 0V, AVDD = 3.6V                    |
| AD24a  | Eoff  | Offset Error                        | 2   | 5   | 10                         | LSb   | VINL = AVSS = 0V, AVDD = 3.6V                    |
| Dynamic Performance (12-bit Mode) <sup>(2)</sup>                                   |   |                                     |     |     |                            |       |  |
| HAD33a   | Fnyq  | nput Signal Bandwidth — — 200 kHz — |     |     |                            |       |  |

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

# TABLE 26-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)<sup>(3)</sup>

| CHARAC   | AC<br>TERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |                            |     |     | r <b>wise stated)</b><br>erature |  |  |
|--|-----------------|---|----------------------------|-----|-----|----------------------------------|--|--|
| Param<br>No.   | Symbol          | Characteristic  | Min                        | Тур | Max | Units                            | Conditions                                       |  |
| ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- <sup>(1)</sup> |                 |   |                            |     |     | REF+/VREF- <sup>(1)</sup>        |  |  |
| AD23b  | Gerr            | Gain Error  |                            | 3   | 6   | LSb                              | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |
| AD24b  | EOFF            | Offset Error  |                            | 2   | 5   | LSb                              | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |  |
| ADC Accuracy (12-bit Mode) – Measurements with internal VREF+/VREF- <sup>(1)</sup> |                 |   |                            |     |     |                                  |  |  |
| AD23b  | Gerr            | Gain Error  |                            | 7   | 15  | LSb                              | VINL = AVSS = 0V, AVDD = 3.6V                    |  |
| AD24b  | EOFF            | Offset Error  |                            | 3   | 7   | LSb                              | VINL = AVSS = 0V, AVDD = 3.6V                    |  |
| Dynamic Performance (10-bit Mode) <sup>(2)</sup>                                   |                 |   |                            |     |     |                                  |  |  |
| HAD33b   | Fnyq            | Input Signal Bandwidth  | al Bandwidth — — 400 kHz — |     |     |                                  |  |  |

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

**2:** These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.







VOL (V)

**VOL – 8x DRIVER PINS** 

DS70593D-page 332

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                        | MILLIMETERS |          |          |      |  |
|------------------------|-------------|----------|----------|------|--|
| Dimension              | Limits      | MIN      | NOM      | MAX  |  |
| Number of Pins         | N           | 64       |          |      |  |
| Pitch                  | е           | 0.50 BSC |          |      |  |
| Overall Height         | Α           | 0.80     | 0.90     | 1.00 |  |
| Standoff               | A1          | 0.00     | 0.02     | 0.05 |  |
| Contact Thickness      | A3          | 0.20 REF |          |      |  |
| Overall Width          | Е           |          | 9.00 BSC |      |  |
| Exposed Pad Width      | E2          | 5.30     | 5.40     | 5.50 |  |
| Overall Length         | D           |          | 9.00 BSC |      |  |
| Exposed Pad Length     | D2          | 5.30     | 5.40     | 5.50 |  |
| Contact Width          | b           | 0.20     | 0.25     | 0.30 |  |
| Contact Length         | L           | 0.30     | 0.40     | 0.50 |  |
| Contact-to-Exposed Pad | К           | 0.20     | -        | -    |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

# APPENDIX B: REVISION HISTORY

# Revision A (April 2009)

This is the initial released version of the document.

### **Revision B (October 2009)**

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE B-1:MAJOR SECTION UPDATES

| Section Name   | Update Description  |
|--|---|
| "High-Performance, 16-Bit Digital Signal Controllers"                | Added information on high temperature operation (see " <b>Operating Range</b> ").   |
| Section 10.0 "Power-Saving Features"                                 | Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see <b>Section 10.2.2 "Idle Mode</b> "). |
| Section 11.0 "I/O Ports"   | Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2 "Open-Drain Configuration</b> ".                  |
| Section 18.0 "Universal Asynchronous<br>Receiver Transmitter (UART)" | Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.  |
| Section 21.0 "10-Bit/12-Bit<br>Analog-to-Digital Converter (ADC)"    | Updated the ADCx block diagram (see Figure 21-1).   |
| Section 22.0 "Special Features"                                      | Updated the second paragraph and removed the fourth paragraph in <b>Section 22.1 "Configuration Bits"</b> .   |
|  | Updated the Device Configuration Register Map (see Table 22-1).   |
|  | Added the FPWRT<2:0> bit field for the FWDT register to the Configurative Bits Description table (see Table 22-1).  |
| Section 25.0 "Electrical Characteristics"                            | Updated the Absolute Maximum Ratings for high temperature and added Note 4.   |
|  | Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 25-7).  |
|  | Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 25-36).   |
|  | Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 25-12).   |
|  | Updated the Internal LPRC Accuracy parameters (see Table 25-19).  |
|  | Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 25-42).   |
|  | Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 25-43).   |
| Section 26.0 "High Temperature Electrical Characteristics"           | Added new chapter with high temperature specifications.   |
| "Product Identification System"                                      | Added the "H" definition for high temperature.  |

# READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| TO:  | Technical Publications Manager                             | Total Pages Sent                     |
|------|--|--------------------------------------|
| Γ    |  |                                      |
| Fror | n: Name  |                                      |
|      | Company  |                                      |
|      | Address  |                                      |
|      | Telephone: ( )   |                                      |
| ۸nn  |  | FAA. ()                              |
| Wo   | $\frac{1}{2}$  |                                      |
| Dev  |  |                                      |
| Dev  | CE: dsPIC33FJXXXGPX06A/X08A/X10A                           | Literature Number: DS70593D          |
| Que  | stions:  |                                      |
| 1.   | What are the best features of this document?               |                                      |
|      |  |                                      |
|      |  |                                      |
| 2.   | How does this document meet your hardware and softwa       | re development needs?                |
|      | ,  |                                      |
|      |  |                                      |
| 3.   | Do you find the organization of this document easy to foll | ow? If not, why?                     |
|      |  |                                      |
|      |  |                                      |
| 4.   | What additions to the document do you think would enha     | nce the structure and subject?       |
|      |  |                                      |
|      |  |                                      |
| 5.   | What deletions from the document could be made withou      | it affecting the overall usefulness? |
|      |  |                                      |
|      |  |                                      |
| 6.   | Is there any incorrect or misleading information (what and | d where)?                            |
|      |  |                                      |
|      |  |                                      |
| 7.   | How would you improve this document?                       |                                      |
|      |  |                                      |
|      |  |                                      |
|      |  |                                      |