

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp706a-h-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPlC33F/PlC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the dsPIC33FJ256GP710A product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 6. "Interrupts" (DS70184)
- Section 7. "Oscillator" (DS70186)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit<sup>™</sup> (I2C<sup>™</sup>)" (DS70195)
- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Section 22. "Direct Memory Access (DMA)" (DS70182)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)

#### TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR dsPIC33FJXXXGP506A/510A/706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C		SID<10:3>					SID<2:0> — EXIDE — EID<17:16>					7:16>	xxxx				
C1RXF11EID	046E	EID<15:8>					EID<7:0>							xxxx				
C1RXF12SID	0470	SID<10:3>					SID<2:0>			EXIDE	_	EID<1	7:16>	xxxx				
C1RXF12EID	0472	EID<15:8>				EID<7:0>						xxxx						
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>				EID<7:0>						xxxx		
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF14EID	047A	EID<15:8>						EID<	7:0>				xxxx					
C1RXF15SID	047C		SID<10:3>				SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx				
C1RXF15EID	047E				EID<15:8>				EID<7:0>						xxxx			

dsPIC33FJXXXGPX06A/X08A/X10A

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 6.0 RESET

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section
   8. "Reset" (DS70192) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	BOR, POR	_
POR (RCON<0>)	POR	

#### TABLE 6-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

#### 6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0** "Oscillator Configuration" for further details.

# TABLE 6-2:OSCILLATOR SELECTION VSTYPE OF RESET (CLOCKSWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	]

#### 6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65	57	0x000086	0x000186	Reserved
66	58	0x000088	0x000188	Reserved
67	59	0x00008A	0x00018A	DCIE – DCI Error
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	Reserved
72	64	0x000094	0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4-0x0000FE	0x0001A4-0x0001FE	Reserved

#### TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

#### TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

#### REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—		T1IP<2:0>				OC1IP<2:0>							
bit 15							bi						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		IC1IP<2:0>				INT0IP<2:0>							
bit 7							bi						
Legend:													
R = Readabl	e bit	W = Writable I	bit	U = Unimple	mented bit, rea	id as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own						
bit 15	Unimpleme	ented: Read as 'o	)'										
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits												
	111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	•	•											
		001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 11	Unimplemented: Read as '0'												
bit 10-8	-	C1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	001 = Interrupt is priority 1												
		000 = Interrupt source is disabled											
bit 7	Unimpleme	ented: Read as 'o	)'										
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits												
	111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	•												
	001 = Interrupt is priority 1 000 = Interrupt source is disabled												
bit 3		-											
bit 2-0	Unimplemented: Read as '0'												
DIL 2-0	INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)												
	•		gricot priori	, monuply									
	•												
	• 001 - Interr	upt is priority 1											
	<u> </u>												

#### REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—		IC5IP<2:0>		—		IC4IP<2:0>							
bit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
		IC3IP<2:0>		—		DMA3IP<2:0>							
bit 7							bit (						
Legend:													
R = Readable	e bit	W = Writable b	oit	U = Unimpler	nented bit, re	ad as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own						
bit 15	Unimpleme	nted: Read as 'o	)'										
bit 14-12	-			rrupt Prioritv b	its								
		IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•		• • •	,									
	•												
	001 = Interru	upt is priority 1											
		upt source is disa	abled										
bit 11	Unimpleme	nted: Read as 'o	)'										
bit 10-8	IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits												
	111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	•												
		upt is priority 1 upt source is disa	abled										
bit 7		nted: Read as '0											
bit 6-4	-	Input Capture C		rrunt Priority b	its								
		upt is priority 7 (h											
	•		5	,,									
	•												
	• 001 = Interri	upt is priority 1											
		upt source is disa	abled										
bit 3	Unimpleme	nted: Read as '0	)'										
bit 2-0	DMA3IP<2:0	D>: DMA Channe	el 3 Data Trar	sfer Complete	Interrupt Pric	rity bits							
	111 = Interru	upt is priority 7 (h	nighest priority	/ interrupt)	·	-							
	•												
	•												
	001 = Interru	int is priority 1											

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		C2TXIP<2:0>		—		C1TXIP<2:0>							
bit 15							bit						
		5444.6					-						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
 bit 7		DMA7IP<2:0>		_		DMA6IP<2:0>	hit						
							bit						
Legend:													
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own						
bit 15	Unimplemer	nted: Read as 'o	)'										
bit 14-12	C2TXIP<2:0>: ECAN2 Transmit Data Request Interrupt Priority bits												
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>												
	•												
	•												
		001 = Interrupt is priority 1 000 = Interrupt source is disabled											
		-											
bit 11	-	Unimplemented: Read as '0'											
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits												
	<ul> <li>111 = Interrupt is priority 7 (highest priority interrupt)</li> </ul>												
	•												
	•												
	001 = Interrupt is priority 1												
L:4 7		pt source is disa											
bit 7	-	nted: Read as '(											
bit 6-4	<b>DMA7IP&lt;2:0&gt;:</b> DMA Channel 7 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)												
	•	ipt is priority 7 (i	lignest priori	ty interrupt)									
	•												
	•												
		pt is priority 1 pt source is disa	abled										
bit 3		nted: Read as '(											
bit 2-0	-	>: DMA Channe		nsfer Complet	a Interrunt Prio	rity hite							
		pt is priority 7 (h		-									
	•		ingricot priori	ty memupt)									
	•												
	•												
		pt is priority 1											

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
FORCE <sup>(1)</sup>	—	—	-	—	—	—	—		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	IRQSEL6 <sup>(2)</sup>	IRQSEL5 <sup>(2)</sup>	IRQSEL4 <sup>(2)</sup>	IRQSEL3(2)	IRQSEL2 <sup>(2)</sup>	IRQSEL1(2)	IRQSEL0(2)		
bit 7							bit 0		
Legend:									
R = Readable bit W = Wr		W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'			
-n = Value at F	-n = Value at POR		'1' = Bit is set		ared	x = Bit is unknown			
bit 15	FORCE: Force	e DMA Transfe	er bit <sup>(1)</sup>						
		ingle DMA tran		,					
		DMA transfer	-	MA request					
bit 14-7	Unimplemen	ted: Read as '	0'						
bit 6-0	IRQSEL<6:0>	DMA Periph	eral IRQ Numl	ber Select bits	(2)				
	1111111 <b>= D</b>	MAIRQ127 se	lected to be C	hannel DMARI	EQ				
	•								
	•								
	•								
	0000000 = DN	MAIRQ0 select	ed to be Chan	nel DMAREQ					

#### REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
  - 2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

#### REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| XWCOL7 | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3 | XWCOL2 | XWCOL1 | XWCOL0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:		C = Clear only bit		
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = Write	7: Channel 7 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 14	1 = Write	Channel 6 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 13	1 = Write	5: Channel 5 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 12	1 = Write	<ol> <li>Channel 4 Peripheral Writ collision detected rite collision detected</li> </ol>	e Collision Flag bit	
bit 11	1 = Write	3: Channel 3 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 10	1 = Write	2: Channel 2 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 9	1 = Write	I: Channel 1 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 8	1 = Write	<b>D:</b> Channel 0 Peripheral Writ collision detected rite collision detected	e Collision Flag bit	
bit 7	1 = Write	7: Channel 7 DMA RAM Wri collision detected rite collision detected	te Collision Flag bit	
bit 6	1 = Write	Channel 6 DMA RAM Wri collision detected rite collision detected	te Collision Flag bit	
bit 5	1 = Write	5: Channel 5 DMA RAM Wri collision detected rite collision detected	te Collision Flag bit	
bit 4	1 = Write	4: Channel 4 DMA RAM Write collision detected rite collision detected	te Collision Flag bit	

#### **REGISTER 15-1:** OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

					•		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	OCSIDL	_	_	—	—	_
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0
Legend:		HC = Hardware	Clearable bit				
R = Readable	e bit	W = Writable bit		U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-14	Unimpleme	nted: Read as '0'					
bit 13	OCSIDL: St	op Output Compa	re in Idle Mode	Control bit			
	•	Compare x halts in Compare x continu			de		

- bit 12-5 Unimplemented: Read as '0'
- bit 4 OCFLT: PWM Fault Condition Status bit
  - 1 = PWM Fault condition has occurred (cleared in hardware only)
  - 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
- bit 3 OCTSEL: Output Compare Timer Select bit
  - 1 = Timer3 is the clock source for Compare x
  - 0 = Timer2 is the clock source for Compare x

#### bit 2-0 OCM<2:0>: Output Compare Mode Select bits

- 111 = PWM mode on OCx, Fault pin enabled
  - 110 = PWM mode on OCx, Fault pin disabled
  - 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
  - 100 = Initialize OCx pin low, generate single output pulse on OCx pin
  - 011 = Compare event toggles OCx pin
  - 010 = Initialize OCx pin high, compare event forces OCx pin low
  - 001 = Initialize OCx pin low, compare event forces OCx pin high
  - 000 = Output compare channel is disabled

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10			
bit 15							bit 8			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF			
oit 7							bit (			
_egend:		U = Unimpler	nented bit, rea	ad as '0'		C = Clear onl	y bit			
R = Readable	bit	W = Writable		HS = Set in h	ardware	HSC = Hardwa				
n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15 bit 14	1 = NACK rec 0 = ACK rece Hardware set TRSTAT: Trar	ng as I <sup>2</sup> C mas eeived from slav ived from slav or clear at en nsmit Status bi	iter, applicable ive e d of slave Ack t (when opera	nowledge. ting as I <sup>2</sup> C ma	nsmit operation ster, applicable	) to master trans	mit operation			
	Hardware set	ansmit is not in at beginning o	progress of master trans		ware clear at e	nd of slave Ack	nowledge.			
bit 13-11	Unimplemen	ted: Read as	0'							
bit 10	BCL: Master 1 = A bus coll 0 = No collision Hardware set	ision has beer on	n detected dur	ing a master o	peration					
pit 9	GCSTAT: General Call Status bit									
	1 = General c 0 = General c Hardware set	all address wa	as not received		ss. Hardware d	lear at Stop det	ection.			
bit 8		lress was mate lress was not i	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.			
oit 7	IWCOL: Write				0					
	0 = No collisio	on	-		use the I <sup>2</sup> C mo usy (cleared by	-				
oit 6	I2COV: Receive Overflow Flag bit									
	0 = No overflo	ow.		-	till holding the	-				
oit 5	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). <b>D_A:</b> Data/Address bit (when operating as I <sup>2</sup> C slave)									
		that the last by	/te received w	as device add	ress by reception of	slave byte.				
oit 4	P: Stop bit									
	1 = Indicates	that a Stop bit	has been dete	ected last						

#### REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—	_	_	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7	·					•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-10 **Unimplemented:** Read as '0'

bit 9-0

AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

#### **REGISTER 19-9:** CiCFG1: ECAN<sup>™</sup> BAUD RATE CONFIGURATION REGISTER 1

			11.0				11.0			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—		—	_				
bit 15							bit 8			
5444	5444.0		<b>DM/</b> 0	<b>D</b> 444 A	5444.0	5444.0	<b>D N N O</b>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	N<1:0>			BRI	P<5:0>					
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
bit 15-8	Unimplemer	nted: Read as '	0'							
bit 7-6	SJW<1:0>: Synchronization Jump Width bits									
	11 = Length is 4 x TQ									
		$10 = \text{Length is } 3 \times \text{Tq}$								
	01 = Length									
	00 = Length									
bit 5-0		Baud Rate Pres								
	11 1111 <b>=  </b>	<sup>[</sup> Q = 2 x 64 x 1/	FCAN							
	•									
	•									
	•									
		$Q = 2 \times 3 \times 1/F$								
		「q = 2 x 2 x 1/F 「q = 2 x 1 x 1/F								
	00 0000 = 1		CAN							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	SK<1:0>	F14MS	<<1:0>	F13M	SK<1:0>	F12MSI	K<1:0>				
bit 15		ł				ł	bi				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
F11M	SK<1:0>	F10MS	<<1:0>	F9MS	SK<1:0>	F8MSK	(<1:0>				
bit 7							bi				
Legend:											
R = Readable		W = Writable I	oit	-	mented bit, read						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
				,							
bit 15-14		>: Mask Source	e for Filter 15	DIT							
	11 = Reserve	nce Mask 2 reg	isters contain	mask							
		nce Mask 1 reg									
		nce Mask 0 reg									
bit 13-12	F14MSK<1:0	>: Mask Source	e for Filter 14	bit							
	11 = Reserve	-,									
		10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask									
		nce Mask Treg									
bit 11-10	-	-									
	<b>F13MSK&lt;1:0&gt;:</b> Mask Source for Filter 13 bit 11 = Reserved; do not use										
	10 = Acceptance Mask 2 registers contain mask										
	01 = Acceptance Mask 1 registers contain mask										
	-	nce Mask 0 reg									
bit 9-8	<b>F12MSK&lt;1:0</b> 11 = Reserve	>: Mask Source	e for Filter 12	bit							
			isters contain	mask							
		10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask									
	•	nce Mask 0 reg									
bit 7-6		>: Mask Source	e for Filter 11 b	oit							
	11 = Reserve										
		nce Mask 2 reg									
		nce Mask 1 reg nce Mask 0 reg									
bit 5-4		Source									
	11 = Reserve			5 TC							
		nce Mask 2 reg	isters contain	mask							
	•	nce Mask 1 reg									
		nce Mask 0 reg									
bit 3-2		: Mask Source	for Filter 9 bit								
	11 = Reserve	nce Mask 2 reg	listers contain	mask							
		nce Mask 1 reg									
		nce Mask 0 reg									
bit 1-0		: Mask Source									
	11 = Reserve	ed; do not use									
	10 = Accepta	nce Mask 2 reg									
			* • • • • • • • • • • • • • • • •								
		nce Mask 1 reg nce Mask 0 reg									

NOTES:

#### TABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	Cycles           1         1 <t< td=""><td>OA,OB,SA,SB</td></t<>	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADD         Wso, #Slit4, Acc         16-bit Signed Add to Accumulator         1         1           ADC         f         f=f+WREG+(C)         1         1           ADDC         f, WREG         WREG = f+WREG+(C)         1         1           ADDC         #lit10, Wn         Wd = lit10+Wd+(C)         1         1           ADDC         Wb, Ws, Wd         Wd = Wb + Ws + (C)         1         1           ADDC         Wb, Ws, Wd         Wd = Wb + Ws + (C)         1         1           ADDC         Wb, Ws, Wd         Wd = Wb + Ws + (C)         1         1           ADDC         Wb, #lit5, Wd         Wd = Wb + NS + (C)         1         1           ADD         f         f=f.AND. WREG         1         1           AND         f, WREG         WREG = f.AND. WREG         1         1           AND         f.WREG         WREG = f.AND. WREG         1         1           AND         f.WREG         WREG = f.AND. WREG         1         1           AND         f.WREG         WREG = Arithmetic Right Shift f         1         1           AND         wb, #lit5, Wd         Wd = Arithmetic Right Shift f         1         1           ASR         f.WB, W	1	C,DC,N,OV,Z			
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
	Instr #MnemonicAssADDADDAcc ADDADDf,v ADDADD#11 ADDADD#11 ADDADDWb ADDADDWb ADDADDWb ADDADDWb ADDADDWb ADDADDWb ADDADDCf,v ADDCADDC#11 ADDCADDCWb ADDCADDCWb ADDCADDCWb ADDCADDCWb ADDCADDCWb ADDADDCWb 	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z	
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	Cycles           1 <td>N,Z</td>	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd		1	1	N,Z
5	BCLR	BCLR		Bit Clear f	1	1	None
				Bit Clear Ws	1	1	None
6	BRA	BRA		Branch if Carry	1	1 (2)	None
		BRA			1		None
	ASR Wb,#lit5,Wnd BCLR BCLR f,#bit4 BCLR Ws,#bit4 BRA BRA C,Expr BRA GE,Expr BRA GEU,Expr BRA GEU,Expr			1		None	
							None
							None
					1		None
				· · ·	1		None
							None
			LTU, Expr	Branch if unsigned less than			None
			N, Expr	Branch if Negative			None
			NC, Expr	Branch if Not Carry	Wb by lit5     1     1       1     1     1		None
			NN,Expr	Branch if Not Negative		None	
			NOV, Expr	Branch if Not Overflow		None	
			NZ,Expr	Branch if Not Zero	1		None
			OA, Expr	Branch if Accumulator A overflow	1		None
			OB, Expr	Branch if Accumulator B overflow	1		None
			OV,Expr	Branch if Overflow	1		None
			SA, Expr	Branch if Accumulator A saturated	1		None
			SB, Expr	Branch if Accumulator B saturated	1		None
				Branch Unconditionally	1		None
			Z,Expr	Branch if Zero	1		None
				Computed Branch	1		None
7	BSET			Bit Set f	1		None
ı	DOFI	BSET	f,#bit4	Bit Set Ws	1		None
8	DCW	BSET	Ws,#bit4				
ر ر	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1		None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1		None None
9	BTG	BTG	f,#bit4	Bit Toggle f	1		

NOTES: