

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp710a-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)





4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXGPX06A/X08A/X10A devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.





4.3 Instruction Addressing Modes

The addressing modes in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file reg-

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

Reset - coro Address Reserved 0x000002 Oscillator Fail Tray Vector Address Error Trap Vector Stack Error Trap Vector 0x000014 Math Error Trap Vector DMA Error Trap Vector 0x000014 Interrupt Vector 1 0x00007C Interrupt Vector 52 0x00007C Interrupt Vector 53 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 16 0x00007C Interrupt Vector 54 0x00007C Oscillator Fail Trap Vector 0x00007C Interrupt Vector 116 0x00007C Interrupt Vector 54 0x00007C Oscillator Fail Trap Vector 0x000110 Reserved 0x000100 Reserved 0x000110 Notool102 Reserved Reserved 0x000110 Notool102 0x000110 Reserved 0x000110 Nath Error Trap Vector 0x000114 Interrupt Vector 52 0x00017C Ox00017C 0x00017C Interrupt Vector 53 0x00017C Interrupt Vector 54 0x00017C Interrupt Vector 55 0x00017C Interrupt Vector 54 0x00017C Interrupt Vector 54 0x000017E Interrupt Vector 116 <		Reset – GOTO Instruction	0x000000	
Reserved 0x000004 Oscillator Fail Trap Vector Stack Error Trap Vector Math Error Trap Vector 0x000014 Interrupt Vector 0 0x000014 Interrupt Vector 1 0x00007C Interrupt Vector 52 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 116 0x00007C Interrupt Vector 117 0x00007E Oscillator Fail Trap Vector 0x00007E Reserved 0x00007E Oscillator Fail Trap Vector 0x00007E Reserved 0x00007E Oscillator Fail Trap Vector 0x0000102 Reserved 0x000102 Reserved 0x000114 Interrupt Vector 117 0x000114 Interrupt Vector 52 0x00017C DMA Error Trap Vector 0x00017C Math Error Trap Vector 0x00017C Interrupt Vector 53 0x00017C Interrupt Vector 54 0x00017C Interrupt Vector 55 0x00017E Interrupt Vector 116 0x00017E Interrupt Vector 116 0x00017E Interrupt Vector 117 0x00017E		Reset – GOTO Address	0x000002	
Oscillator Fail Trap Vector Address Error Trap Vector Math Error Trap Vector DMA Error Trap Vector DMA Error Trap Vector Reserved Reserved Interrupt Vector 1 ~ ~ ~ Notor 52 Interrupt Vector 53 Noto0007C Interrupt Vector 54 Noto0007C Interrupt Vector 54 Noto0007C Interrupt Vector 54 Noto0007C Interrupt Vector 54 Noto0007C Noto000000 Noto0007C Noto00007C Noto0007C Noto0007C Noto0007C Noto0007C Noto0007C Not0007C N		Reserved	0x000004	
Address Error Trap Vector Math Error Trap Vector DMA Error Trap Vector Reserved Interrupt Vector 0 interrupt Vector 1 Nature Vector 1 Nature Vector 1 Nature Vector 1 Nature Vector 52 Nature Vector 53 Nature Vector 16 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vector 116 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vector 116 Nature Vector 116 Nature Vector 116 Nature Vector 116 Nature Vector 117 Nature Vector 116 Nature Vecto		Oscillator Fail Trap Vector		
Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector Reserved Reserved Noteserved Interrupt Vector 1 0x00007C Interrupt Vector 52 0x00007C Interrupt Vector 53 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 54 0x00007C Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FC Ox0000100 0x000100 Reserved 0x000100 Reserved 0x000100 Reserved 0x0001102 Reserved 0x0001102 Reserved 0x0001102 Reserved 0x0001102 Reserved 0x0001102 Reserved 0x0001102 Nath Error Trap Vector 0x0001102 Reserved 0x0001102 Reserved 0x0001102 Interrupt Vector 52 0x0001102 Interrupt Vector 53 0x000114 Interrupt Vector 54 0x00017C Ox00017C 0x00017E Interrupt Vector 54 0x00017E Interrupt Vector 54 0x00017E Interrupt Vector 116 0x00017E Interrupt Vector 116 0x000017E Interrupt Vector 116 <t< td=""><td></td><td>Address Error Trap Vector</td><td></td><td></td></t<>		Address Error Trap Vector		
Application of the served and the se		Stack Error Trap Vector		
August Andress Process Andress Process Andress Process Andress Process Andress Process Andress		Math Error Trap Vector		
Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~ ~ ~ ~ Interrupt Vector 52 0x00007C Interrupt Vector 53 0x00007C Interrupt Vector 54 0x00000FC Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FC Reserved 0x0000FC Reserved 0x0000FC Reserved 0x0000FC Oscillator Fail Trap Vector Address Error Trap Vector DMA Error Trap Vector Math Error Trap Vector DMA Error Trap Vector DMA Error Trap Vector 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E Interrupt Vector 54 0x00017E 0x00017E Interrupt Vector 116 0x00017E 0x00017E 0x00017E		DMA Error Trap Vector		
Reserved 0x000014 Interrupt Vector 1 ~ ~ ~ ~ 0x00007C Interrupt Vector 52 0x00007C Interrupt Vector 53 0x00007C Interrupt Vector 54 0x00007C Netropy Vector 116 0x00007C Interrupt Vector 116 0x00007C Interrupt Vector 117 0x00007C Network 0x00007C Interrupt Vector 116 0x00007C Ox000100 0x0000102 Reserved 0x000102 Reserved 0x000102 Reserved 0x000110 Reserved 0x000112 Reserved 0x000112 Reserved 0x000114 Interrupt Vector 1 0x000114 Naternate Interrupt Vector Table (AIVT) ⁽¹ ~ 0x00017C 0x00017C 0x00017C Interrupt Vector 52 0x00017C 0x00017E 0x00017E Notor 0x00017E Notor 0x00017E Notor 0x00017E Notor 0x00017E <t< td=""><td></td><td>Reserved</td><td></td><td></td></t<>		Reserved		
Alternate Interrupt Vector Table (AIVT) ⁽¹⁾		Reserved		
Apport interrupt Vector 1 ~ ~ interrupt Vector 52 interrupt Vector 53 0x00007C interrupt Vector 54 0x0000FC interrupt Vector 116 0x0000FC interrupt Vector 117 0x0000FC interrupt Vector 117 0x0000FC Nath Error Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Math Error Trap Vector Nath Error Trap Vector Math Error Trap Vector Nath Error Trap Vector Notor 116 Notor 116 Notor 117 Notor 117		Interrupt Vector 0	0x000014	
Alternate Interrupt Vector Table (IVT) ⁽¹⁾		Interrupt Vector 1		
Alternate Interrupt Vector Table (IVT) ⁽¹⁾		~		
August 2		~		
Interrupt Vector 52 0x00007C Interrupt Vector 53 0x00007E Ox00007E 0x000080 ~ 0x000080 ~ 0x00007E Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FE 0x000100 0x000102 Reserved 0x000102 Reserved 0x000102 Reserved 0x000112 Reserved 0x000114 Interrupt Vector 52 0x000114 Interrupt Vector 52 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 54 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 54 0x00017E Interrupt Vector 116 0x00017E Interrupt Vector 116 0x00017E Interrupt Vector 117 0x00017E 0x000200 0x000200		~		
Alternate Interrupt Vector Table (IVT)** Interrupt Vector 53 0x00007E 0x000080		Interrupt Vector 52	0x00007C	Interrupt Vector Table (1)(T)(1)
Interrupt Vector 54 0x000080 ~ ~ ~ 0x0000FC Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FE 0x000100 0x000100 Reserved 0x000102 Reserved 0x000102 Reserved 0x000102 Reserved 0x000102 Reserved 0x000114 Interrupt Vector 1 0x000017C DMA Error Trap Vector 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180 ~ ~ 0x00017E Interrupt Vector 54 0x00017E 0x000180 ~ ~ 0x0000180		Interrupt Vector 53	0x00007E	Interrupt vector Table (IVT)
Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FE Interrupt Vector 117 0x000100 Reserved 0x000100 Reserved 0x000102 Oscillator Fail Trap Vector 0x000110 Address Error Trap Vector Math Error Trap Vector DMA Error Trap Vector 0x000114 Interrupt Vector 0 0x000114 Interrupt Vector 1 0x00017C Notoon17C 0x00017C 0x000180 0x000180 ~ 0x00017E Interrupt Vector 52 0x00017E Interrupt Vector 53 0x000180 ~ 0x000180 ~ 0x00017E Interrupt Vector 117 0x000180	lity	Interrupt Vector 54	0x000080	
	jo	~		
interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FE 0x000100 0x000100 Reserved 0x000102 Reserved 0x000102 Reserved 0x000102 Address Error Trap Vector Address Error Trap Vector DMA Error Trap Vector 0x000114 Interrupt Vector 1 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180	ā	~		
Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FE Reserved 0x000100 Reserved 0x000102 Reserved 0x000102 Oscillator Fail Trap Vector Address Error Trap Vector Address Error Trap Vector Math Error Trap Vector DMA Error Trap Vector 0x000114 Interrupt Vector 0 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E ~ 0x000180 ~ 0x00017E Interrupt Vector 116 0x00017E Interrupt Vector 116 0x00017E Noto00180 ~	dei	~		
Interrupt Vector 117 0x0000FE Reserved 0x000100 Reserved 0x000102 Reserved 0x000102 Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector 0x000114 Interrupt Vector 1 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180 0x000180 ~ ~ ~ 0x0001FE 0x00017E 0x00017E Interrupt Vector 54 0x00017E 0x000180 ~ ~ ~ ~ 0x00017E 0x00017E 0x00017E 0x000180 ~ ~ 0x00017E 0x00017E 0x00017E 0x00017E 0x00017E 0x00017E 0x00017E 0x0000180 ~	ō	Interrupt Vector 116	0x0000FC	
Reserved 0x000100 Reserved 0x000102 Reserved 0x000102 Reserved 0x000102 Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector 0x000114 Interrupt Vector 1 0x00017C ` 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E Interrupt Vector 54 0x000180 ` ` ` ` Interrupt Vector 116 0x00017E Interrupt Vector 54 0x000180 ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `<	<u>a</u>	Interrupt Vector 117	0x0000FE	
Reserved 0x000102 Reserved 0x000102 Reserved 0scillator Fail Trap Vector Address Error Trap Vector Address Error Trap Vector Math Error Trap Vector Math Error Trap Vector DMA Error Trap Vector 0x000114 Interrupt Vector 1 0x000114 `` 0x00017C Interrupt Vector 52 0x00017C 0x00017E 0x00017E Interrupt Vector 54 0x000180 `` `` Interrupt Vector 116 0x00017E Natherrupt Vector 116 0x000180	atu	Reserved	0x000100	
Reserved Oscillator Fail Trap Vector Address Error Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector DNA Error Trap Vector Reserved Reserved Interrupt Vector 1 0x000114	Ž	Reserved	0x000102	
Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~ ~ Interrupt Vector 52 Interrupt Vector 53 0x00017C 0x00017E 0x00017E 0x00017E Interrupt Vector 54 ~ ~ 1 Notoon17E 0x00017E 0x00017E 0x000180	ing	Reserved		
Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector Reserved Reserved Interrupt Vector 1 ~ 1nterrupt Vector 52 Interrupt Vector 53 Nx00017C Nx00017C Nx00017E Nx	sas	Oscillator Fail Trap Vector		
Stack Error Trap Vector Math Error Trap Vector DMA Error Trap Vector Reserved Interrupt Vector 1 ~ ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 1 ~ 1	cre	Address Error Trap Vector		
Math Error Trap Vector DMA Error Trap Vector Reserved Reserved Interrupt Vector 0 interrupt Vector 1 ~ 1 ~ 0x00017C 0x00017C 0x00017C 1 1 ~ 0x00017C 0x00017E 0x00017E 0x000180 ~ ~ 1 ~ 0x00017E 0x000180	De	Stack Error Trap Vector		
DMA Error Trap Vector Reserved Reserved Interrupt Vector 0 ``		Math Error Trap Vector		
Reserved 0x000114 Interrupt Vector 0 0x000114 Interrupt Vector 1 - ~ 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E Interrupt Vector 54 0x000180 ~ - ~ 0x0001FE Interrupt Vector 116 0x0001FE Start of Code 0x000200		DMA Error Trap Vector		
Reserved 0x000114 Interrupt Vector 1 0x000114 ~ ~ ~ 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180 ~ ~ 0x000180 ~ 0x0001FE Interrupt Vector 116 0x0001FE Start of Code 0x000200		Reserved		
Interrupt Vector 0 0x000114 Interrupt Vector 1 ~ ~ ~ 1 ~ ~ 0x00017C Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180 ~ ~ 0x000180 ~ 0x0001FE Interrupt Vector 116 0x0001FE Interrupt Vector 117 0x0001FE Start of Code 0x000200		Reserved		
Interrupt Vector 1 ~ ~ ~ Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180 ~ ~ Interrupt Vector 116 Interrupt Vector 117 0x0001FE 0x0001FE 0x0001FE 0x0001FE 0x0001FE 0x000200		Interrupt Vector 0	0x000114	
~ ~ ~ ~ Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E 0x000180 ~ ~ ~ Interrupt Vector 116 0x0001FE Interrupt Vector 117 0x0001FE Start of Code 0x000200		Interrupt Vector 1	1	
~ ~ Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E Interrupt Vector 54 0x000180 ~ 0x0001FE Interrupt Vector 116 0x0001FE Interrupt Vector 117 0x0001FE Start of Code 0x000200		~	1	
~ Alternate Interrupt Vector Table (AIVT) ^(*) Interrupt Vector 53 0x00017C Interrupt Vector 54 0x000180 ~ 0x000180 ~ 0x0001FE Interrupt Vector 116 0x0001FE Interrupt Vector 117 0x0001FE Start of Code 0x000200		~	1	
Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E Interrupt Vector 54 0x000180 ~		~	1	Alternate Interrupt Vector Table (AIVT) ⁽¹
Interrupt Vector 53 0x00017E Interrupt Vector 54 0x000180 ~ ~		Interrupt Vector 52	0x00017C	,
Interrupt Vector 54 0x000180 ~ ~ ~ ~ Interrupt Vector 116 0x0001FE Start of Code 0x000200		Interrupt Vector 53	0x00017E	
~ ~ ~ Interrupt Vector 116 Interrupt Vector 117 0x0001FE Start of Code 0x000200		Interrupt Vector 54	0x000180	
~ Interrupt Vector 116 Interrupt Vector 117 0x0001FE Start of Code 0x000200		~		
Interrupt Vector 116 Interrupt Vector 117 0x0001FE Start of Code 0x000200		~		
Interrupt Vector 116 Interrupt Vector 117 0x0001FE Start of Code 0x000200		~		
Interrupt Vector 117 0x0001FE Start of Code 0x000200		Interrupt Vector 116	1	
Start of Code 0x000200	L	Interrupt Vector 117	0x0001FE	
	V	Start of Code	0x000200	

7.3 Interrupt Control and Status Registers

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

REGISTER	7-12: IEC2:		ENABLE CO		GISTER 2	D #44 C	D 444 6	
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
16IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	
bit 15							bit 8	
P/M/O	P/M/_0	P/M/_0	P/M/-0	P/\\/_0	P/W/_0		P/M/_0	
hit 7	10412	ICOL	DIVIAJIL	OIL	CIIVIE	SI IZIL	bit 0	
Sit 1								
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15	T6IE: Timer6	Interrupt Enab	le bit					
	1 = Interrupt i	request enable	d					
h:+ 4 4		request not ena	ibled	lanalata latar	www.mt Enchla hit			
DIC 14	1 = Interrupt (A Channel 4 D	ata Transfer C		rupt Enable bit			
	0 = Interrupt i	request not enable	abled					
bit 13	Unimplemen	ted: Read as '	0'					
bit 12	OC8IE: Outpu	ut Compare Ch	annel 8 Interro	upt Enable bit				
	1 = Interrupt i	request enable	d					
L:1 44		request not ena						
DICT	UC/IE: Output Compare Channel / Interrupt Enable bit							
	0 = Interrupt request not enabled							
bit 10	OC6IE: Output Compare Channel 6 Interrupt Enable bit							
	1 = Interrupt i	request enable	d					
	0 = Interrupt i	request not ena	abled					
bit 9	OC5IE: Output	ut Compare Ch	annel 5 Interri	upt Enable bit				
	0 = Interrupt i	request enable	abled					
bit 8	IC6IE: Input C	Capture Chann	el 6 Interrupt E	Enable bit				
	1 = Interrupt i	request enable	d					
	0 = Interrupt i	request not ena	abled					
bit 7	IC5IE: Input (Capture Chann	el 5 Interrupt E	Enable bit				
	\perp = Interrupt i	request enable	a abled					
bit 6	IC4IE: Input (Capture Chann	el 4 Interrupt E	Enable bit				
	1 = Interrupt ı	request enable	d					
	0 = Interrupt i	request not ena	abled					
bit 5	IC3IE: Input (Capture Chann	el 3 Interrupt E	Enable bit				
	1 = Interrupt i	request enable	d abled					
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer (Complete Inter	rupt Enable bit			
	1 = Interrupt i	request enable	d		- apt			
	0 = Interrupt i	request not ena	abled					
bit 3	C1IE: ECAN1	Event Interrup	ot Enable bit					
	1 = Interrupt i	request enable	d blod					
	0 = interrupt i	equest not ena	Iniea					

REGISTER	7-21: IPC6:	INTERRUPT	PRIORITY	CONTROL R	EGISTER 6		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T4IP<2:0>				OC4IP<2:0>	
bit 15							bit 8
	D 4 4	DAMA	DAMO			DAALO	DAMA
0-0	R/W-1		R/W-0	0-0	R/W-1	R/W-U	R/W-0
bit 7		00011 42.04					bit 0
Legend:							
R = Readabl	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Pead as 'r	،'				
bit 14_12		Timer/Interrunt	Priority hite				
	111 = Intern	int is priority 7 (h	niahest priori	ty interrunt)			
	•		ingricot priori	ty monapt)			
	•						
	• 001 - Interr	unt in priority 1					
	001 = Intern	upt is priority 1 upt source is dis:	abled				
bit 11	Unimpleme	nted: Read as '()'				
bit 10-8	OC4IP<2:0>	: Output Compa	re Channel 4	4 Interrupt Prior	rity bits		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•		•				
	•						
	• 001 = Interri	upt is priority 1					
	000 = Interru	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as 'd)'				
bit 6-4	OC3IP<2:0>	: Output Compa	re Channel 3	3 Interrupt Prior	rity bits		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interro	upt is priority 1					
	000 = Interro	upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0)'				
bit 2-0	DMA2IP<2:0	0>: DMA Channe	el 2 Data Tra	insfer Complete	e Interrupt Pric	rity bits	
	111 = Interru	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Intern	upt is priority 1					
	000 = Interru	upt source is disa	abled				

REGISTER 7	-28: IPC1	3: INTERRUPT	PRIORITY		REGISTER 1	3	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C2RXIP<2:0>				INT4IP<2:0>	
bit 15							bit
		DAMO	DAVO		D/// 4		D/// 0
0-0	R/W-1		R/W-0	0-0	R/W-1	R/VV-0	R/W-0
		INT3IP<2:0>		_		1912<2:0>	
							DIL
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '0	,				
bit 14-12	C2RXIP<2:	0>: ECAN2 Recei	ive Data Re	ady Interrupt P	riority bits		
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0	,				
bit 10-8	INT4IP<2:0	>: External Interru	upt 4 Priority	/ bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ity interrupt)			
	•						
	•						
	• 001 = Interr	runt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as '0	,				
bit 6-4	INT3IP<2:0	>: External Interru	upt 3 Priority	/ bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ity interrupt)			
	•		U	y			
	•						
	• 001 - Interr	runt is priority 1					
	001 = Interior	rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as '0	,				
bit 2-0	T9IP<2:0>:	Timer9 Interrupt I	Priority bits				
	111 = Interr	rupt is priority 7 (h	iahest priori	ity interrupt)			
	•						
	•						
	•						
	001 = Interr	rupt is priority 1	abled				

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are	е
	initialized, such that all user interrup	ot
	sources are assigned to priority level 4.	

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

REGISTER 8	-8: DMAC	S1: DMA CO	NTROLLER	STATUS RE	GISTER 1		
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_	—	_			LSTC	H<3:0>	
bit 15							bit 8
DA	DA	D 0	DA	DA	DA	D 0	DA
	R-U DDST6	R-U DDST5	R-U	R-U DDST2	R-U DDST2		
hit 7	FF310	FF315	FF314	FF313	FF312	FF311	hit 0
Sit 1							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-12	Unimplemen	ted: Read as '(ז'				
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active I	oits			
	1111 = No DI	MA transfer has	s occurred sir	ice system Res	set		
	1110-1000 =	Reserved					
	0111 = Last 0	data transfer wa data transfer wa	as by DMA Cr as by DMA Cr	nannel 7 nannel 6			
	0101 = Last o	data transfer wa	as by DMA Ch	nannel 5			
	0100 = Last o	data transfer wa	as by DMA Ch	nannel 4			
	0011 = Last c	data transfer wa data transfer wa	as by DMA Cl as by DMA Cl	nannel 3 nannel 2			
	0001 = Last o	data transfer wa	as by DMA Ch	nannel 1			
	0000 = Last c	data transfer wa	as by DMA Ch	nannel 0			
bit 7	PPST7: Char	nnel 7 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA7STI 0 = DMA7STA	B register selec A register selec	ted ted				
bit 6	PPST6: Char	nnel 6 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA6STI 0 = DMA6STA	B register selec A register selec	ted ted				
bit 5	PPST5: Char	nnel 5 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA5STI	B register selec	ted				
bit 4	0 = DIMA5517	A register selec	ieu na Mode Stati	ıs Elaq bit			
bit 4	1 = DMA4STI	R register selec	ted	is riag bit			
	0 = DMA4STA	A register selec	ted				
bit 3	PPST3: Char	nnel 3 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA3STI 0 = DMA3STA	B register selec A register selec	ted ted				
bit 2	PPST2: Char	nnel 2 Ping-Por	g Mode Statu	is Flag bit			
	1 = DMA2STI 0 = DMA2STA	B register select A register select	ted ted				
bit 1	PPST1: Char	nnel 1 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA1STI	B register selec	ted				
	0 = DMA1STA	A register selec	ted				
bit 0	PPST0: Char	nel 0 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA0STI 0 = DMA0STA	B register selec A register selec	ted ted				

10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in "dsPIC33F/PIC24H Familv the Reference Manual", which is available the site from Microchip web (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

REGISTER 20-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—		BCG	i<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BCG	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

REGISTER 21-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

					•	•	
R/W-0	R/V	V-0 R/W-0) U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG	<2:0>	_	_	CSCNA	CHPS	<1:0>
bit 15							bit 8
D O		0 0/0/		D/M/ 0	D/M/ 0		
R-U BLIES	-0-	-0 R/W-0	SME	R/W-U	R/VV-U	R/W-U BLIEM	
bit 7	_	_	Sivir	1~3.0~		DUFINI	ALIS bit 0
							bit 0
Legend:							
R = Readabl	e bit	W = Writa	able bit	U = Unimple	emented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is	set	'0' = Bit is c	leared	x = Bit is unkr	nown
hit 15-13	VCEG		Voltage Reference	Configuration	n hite		
DIL 15-15					11 01(3		
		VREF+	VREF-				
	000	AVDD	Avss				
	001	External VREF+	AVSS				
	010	AVDD External VREE+	External VREF	-			
	1xx		Avss				
bit 10 11	Unimp	lemented: Dood	aa ' a '	!			
bit 10	CSCN		as \cup	during Sample	A hit		
	1 = Sc	an inputs		uning Sample			
	0 = Do	o not scan inputs					
bit 9-8	CHPS	<1:0>: Selects Ch	annels Utilized bit	S			
	When	AD12B = 1, CHP	S<1:0> is: U-0, U	nimplemente	d, Read as '0'		
	1x = (Converts CH0, CF	11, CH2 and CH3				
	00 = 0	Converts CH0					
bit 7	BUFS:	Buffer Fill Status	bit (only valid whe	en BUFM = 1)			
	1 = AD	DC is currently filli	ng second half of	buffer, user sh	nould access dat	a in first half	
	0 = AE	DC is currently filli	ng first half of buff	er, user shoul	d access data in	second half	
bit 6	Unimp	lemented: Read	as '0'				
bit 5-2	operati	3:0>: Selects Inc	rement Rate for D	MA Addresses	s bits or number	of sample/conv	rsion
	1111 =	Increments the	DMA address or g	generates inte	errupt after comp	letion of every	16th sample/
		conversion oper	ration				
	1110 =	 Increments the conversion oper 	DMA address or g	generates inte	errupt after comp	letion of every	15th sample/
	•	conversion oper	ation				
	•						
	0001=	Increments the	DMA address or	generates inte	errupt after com	pletion of every	2nd sample/
	0000 =	conversion opera	ation DMA address or g	onoratos intor	runt after comple	ation of every sa	mnle/conver-
	0000 -	sion operation					
bit 1	BUFM	: Buffer Fill Mode	Select bit				
	1 = Sta	arts filling first hal	f of buffer on first i	nterrupt and s	econd half of the	e buffer on next	interrupt
1.11.6	0 = Alv	ways starts filling	buffer from the be	ginning			
bit 0	ALTS:	Alternate Input S	ample Mode Selec	ct bit	male and Carry	o D on rout c=	mala
	⊥ = Us 0 = Alv	ses channel input ways uses chann	el input selects for	e A on first sa Sample A	mple and Sampl	е в on next sar	npie

NOTES:

Base Instr	Assembly		Assembly Syntax	Description	# of Words	# of	Status Flags
#	wittentionic		C 10 1 4		worus	Cycles	Allecteu
10	BISC	BISC	I,#DIC4	Bit lest I, Skip II Clear	I	(2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = \overline{f}	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	(2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	(2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	(2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC.N.OV.Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC.N.OV.Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N.OV.Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV.Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

TABLE 25-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

АС СНА	RACTER	ISTICS	Standard Operatin (unless otherwise Operating tempera	n g Condit stated) ature -40 -40	ions: 3.0\)°C ≤ TA ≤)°C ≤ TA ≤	/ to 3.6V +85°C +125°C for Extended	
Param No. Symbol Characteristic				Min ⁽¹⁾	Max	Units	Conditions
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be
			400 kHz mode	1.3		μS	free before a new
			1 MHz mode ⁽²⁾	0.5			
IM50	Св	Bus Capacitive Loading		—	400	pF	—
IM51	IM51 TPGD Pulse Gobbler Delay			65	390	ns	See Note 3

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

FIGURE 25-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



FIGURE 25-20: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)







64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		9.00 BSC		
Exposed Pad Width	E2	5.30	5.40	5.50	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	5.30	5.40	5.50	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2