

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256gp506a-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams (Continued)**



### **Pin Diagrams (Continued)**







ister or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

#### 4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- · Register Direct
- Register Indirect
- Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note:	Not	all	instruc	tions	SU	ірроі	rt all	the
	addre	essir	ng m	odes	ç	given	n at	oove.
	Indivi	dual	l instr	uctior	าร	may	/ su	pport
	differe	ent	subsets	s of	the	se	addre	ssing
	mode	s.						

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

#### TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

## 4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing mode specified in the instruction can differ										
	for the source and destination EA.										
	However, the 4-bit Wb (Register Offset)										
	field is shared between both source and										
	destination (but typically only used by one).										

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)

- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all instructions support all the
	Addressing modes given above.
	Individual instructions may support
	different subsets of these Addressing
	modes.

### 4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

#### 4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will

operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.



### FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE

#### 4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.



### FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

## **REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 0 **POR:** Power-on Reset Flag bit
  - 1 = A Power-on Reset has occurred
  - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
  - **3:** For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

### REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 CNIE: Input Change Notification Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

REGISTER 7	-30: IPC15:	INTERRUPT	PRIORITY	CONTROL	REGISTER 15				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—		_	—	_	—		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
		DMA5IP<2:0>				DCIIP<2:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown		
bit 15-7	Unimplement	ted: Read as '	כ'						
bit 6-4	DMA5IP<2:0>	>: DMA Chann	el 5 Data Trar	nsfer Complete	e Interrupt Priori	ty bits			
	111 = Interrup	ot is priority 7 (I	nighest priorit	y interrupt)					
	•								
	•								
	001 = Interrur	ot is priority 1							
	000 = Interrup	ot source is dis	abled						
bit 3	Unimplement	ted: Read as '	כ'						
bit 2-0	DCIIP<2:0>: [	DCI Event Inter	rrupt Priority b	oits					
	111 = Interrup	ot is priority 7 (I	nighest priorit	y interrupt)					
	•								
	•								

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

## 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

### TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

## 11.0 I/O PORTS

- This data sheet summarizes the features Note 1: of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in "dsPIC33F/PIC24H the Familv Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

### 11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.





© 2009-2012 Microchip Technology Inc.

REGISTER 1	3-2: TyCO	N (T3CON, T5	5CON, T7C	ON OR T9CO	N) CONTRO	L REGISTER					
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON <sup>(1)</sup>	—	TSIDL <sup>(2)</sup>	—	—	—	—					
bit 15							bit 8				
<b></b>											
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0				
	TGATE	TCKPS	<1:0>(1)			TCS <sup>(1,3)</sup>	_				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit rea	ad as '0'					
-n = Value at I	POR	(1) = Bit is set	bit	0' = Bit is cle	eared	x = Bit is unkn	own				
	ÖR						own				
bit 15	TON: Timerv	On bit <sup>(1)</sup>									
	1 = Starts 16-	bit Timery									
	0 = Stops 16-	bit Timery									
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	TSIDL: Stop i	in Idle Mode bit	(2)								
	1 = Discontin	ue module ope	ration when o	device enters lo	lle mode						
	0 = Continue	module operat	ion in Idle mo	ode							
bit 12-7	Unimplemen	ted: Read as '	0'								
bit 6	TGATE: Time	ery Gated Time	Accumulatio	n Enable bit <sup>(1)</sup>							
	When TCS =	<u>1:</u>									
	This bit is ignored.										
	<u>When <math>ICS = 1</math></u>	When TCS = 0:									
	0 = Gated tim	ne accumulation	n disabled								
bit 5-4	TCKPS<1:0>	: Timer3 Input	Clock Presca	le Select bits <sup>(1</sup>	)						
	11 = 1:256										
	10 = 1:64										
	01 <b>= 1:8</b>										
	00 = 1:1										
bit 3-2	Unimplemen	ted: Read as '	0'								
bit 1	TCS: Timery	Clock Source S	Select bit <sup>(1,3)</sup>								
	1 = External o 0 = Internal c	clock from pin ٦ lock (Fcy)	yCK (on the	rising edge)							
bit 0	Unimplemen	ted: Read as '	0'								
Note 1: Wh	nen 32-bit opera	tion is enabled	(T2CON<3>	= 1), these bits	have no effect	t on Timery opera	tion; all timer				
fun	ictions are set th	hrough T2CON	•	,.							

2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

### REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul><li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li><li>0 = Parity error has not been detected</li></ul>
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state</li> </ul>
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>

**Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0				
					FILHIT<4:0>	>					
bit 15							bit 8				
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0				
				ICODE<6:0>							
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15-13	Unimplemen	ted: Read as '0	,								
bit 12-8	FILHIT<4:0>:	Filter Hit Numb	er bits								
2.1.12.0	10000-1111	1 = Reserved									
	01111 = Filte	r 15									
	•										
	•										
	00001 = Filte	• 00001 = Filter 1									
	00000 = Filte	r O									
bit 7	Unimplemen	ted: Read as '0	,								
bit 6-0	ICODE<6:0>:	: Interrupt Flag (	Code bits								
	1000101-111	11111 = Reserv	ved								
	1000100 <b>= F</b>	IFO almost full i	nterrupt								
	1000011 <b>= R</b>	eceiver overflov	v interrupt								
	1000010 = W	/ake-up interrup	t								
	1000001 = E										
	0010000-011	111111 = Reserv	ved								
	0001111 <b>=</b> R	B15 buffer Inter	rupt								
	•										
	•										
	• 0001001 = R	B9 buffer interru	tau								
	0001000 = R	B8 buffer interru	upt								
	0000111 <b>= T</b>	RB7 buffer inter	rupt								
	0000110 <b>= T</b>	RB6 buffer inter	rupt								
	0000101 = T	RB5 buffer inter	rupt								
	0000100 = T	RB4 buffer inter	rupt								
	0000011 = 10000010 = 100000000000000000	RB3 buffer inter	rupt								
	0000010 = 10	RB1 huffer inter	runt								
	0000000 = T	RB0 Buffer inter	rupt								

## REGISTER 19-3: CIVEC: ECAN™ INTERRUPT CODE REGISTER

REGISTER	19-19: CiFMS	KSEL2: ECA	N <sup>™</sup> FILTER	15-8 MASK	SELECTION	REGISTER	
R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15M	SK<1:0>	F14MSI	<b>&lt;</b> <1:0>	F13MS	SK<1:0>	F12MS	K<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	SK<1:0>	F10MSI	< <u>1:0&gt;</u>	F9MS	K<1:0>	F8MS	<1:0>
bit 7							bit 0
Legend:							
R = Readable	e hit	\// = \//ritable	hit	II = I Inimplen	nented hit rea	d as 'N'	
-n = Value at	POR	'1' = Rit is set	on	$0^{\circ} = \text{Bit is clear}$	ared	x = Bit is unkn	own
	1011						lowin
bit 15-14	<b>F15MSK&lt;1:0</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 15 jisters contain jisters contain jisters contain	bit I mask I mask I mask			
bit 13-12	<b>F14MSK&lt;1:0</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 14 listers contain listers contain listers contain	bit I mask I mask I mask			
bit 11-10	<b>F13MSK&lt;1:0</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 13 listers contain listers contain listers contain	bit mask mask mask			
bit 9-8	F12MSK<1:0 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 12 listers contain listers contain listers contain	bit mask mask mask			
bit 7-6	F11MSK<1:0 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 11 jisters contain jisters contain jisters contain	bit i mask i mask i mask			
bit 5-4	F10MSK<1:0 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reo	e for Filter 10 jisters contain jisters contain jisters contain	bit mask mask mask			
bit 3-2	F9MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 9 bit isters contain jisters contain jisters contain	i mask i mask i mask			
bit 1-0	F8MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 8 bit listers contain listers contain listers contain	i mask i mask i mask			

### 25.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS			
	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/X10A			
—	VBOR-3.6V <sup>(1)</sup>	-40°C to +85°C	40			
_	VBOR-3.6V <sup>(1)</sup>	-40°C to +125°C	40			

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 25-11 for the minimum and maximum BOR values.

#### TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC33FJXXXGPX06A/X08A/X10A					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+150	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: PINT = VDD x (IDD - Σ IOH) I/O Pin Power Dissipation:		Pint + Pi/o			w
$I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(	W		

#### TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40	—	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	—	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	—	°C/W	1
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θja	28	—	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions	
DI60a	licl	Input Low Injection Current	0	_	_5 <sup>(5,8)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB11	
DI60b	ІІСН	Input High Injection Current	0	_	+5 <sup>(6,7,8)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins <sup>(7)</sup>	
DI60c	Σ ΙΙΟΤ	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(9)</sup>	_	+20(9)	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT	

## TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.



#### TABLE 25-39: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic <sup>(1,2)</sup>	Min	Тур <sup>(3)</sup>	Max	Units	Conditions
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	—
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—
CS62	TBCLK	BIT_CLK Period	—	81.4	_	ns	Bit clock is input
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	—	—	10	ns	_
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	—	—	10	ns	_
CS70	TSYNCLO	SYNC Data Output Low Time	_	19.5		μs	Note 1
CS71	TSYNCHI	SYNC Data Output High Time	—	1.3	_	μs	Note 1
CS72	TSYNC	SYNC Data Output Period	—	20.8	_	μS	Note 1
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 5V
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 5V
CS77	TRACL	Rise Time, SYNC, SDATA_OUT	—	—	30	ns	CLOAD = 50 pF, VDD = 3V
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	—	—	30	ns	CLOAD = 50 pF, VDD = 3V
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK	—	_	15	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT\_CLK frequency is 12.288 MHz.

**3:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support