

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256gp510at-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Diagrams (Continued)



FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0** "**Electrical Characteristics**" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:

- Device Reset
- · Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR dsPIC33FJXXXGP506A/510A/706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E EID<15:8>							EID<	7:0>				xxxx					
C1RXF12SID	0470				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx
C1RXF12EID	0472	EID<15:8>							EID<	7:0>				xxxx				
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	:10:3>					SID<2:0>		_	EXIDE		EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	:15:8>		EID<7:0>									xxxx	

dsPIC33FJXXXGPX06A/X08A/X10A

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Reset Type	Reset Type Clock Source SYSRST Delay		System Clock Delay	FSCM Delay	See Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—		1, 2, 3
	ECPLL, FRCPLL	Tpor + Tstartup + Trst	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	Tpor + Tstartup + Trst	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	Tpor + Tstartup + Trst	Tost + Tlock	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—	_	3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	Tost + Tlock	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	—		3
WDT	Any Clock	Trst	—	_	3
Software	Any Clock	TRST	—	—	3
Illegal Opcode	Any Clock	TRST	—	_	3
Uninitialized W	Any Clock	TRST	_	_	3
Trap Conflict	Any Clock	TRST	—	—	3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μs nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- **3:** TRST = Internal state Reset time (20 μs nominal).
- **4:** Tos⊤ = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time (20 μs nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- · The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

^{© 2009-2012} Microchip Technology Inc.

U-0 U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 - - DMASIF DCIIF DCIEF - - C2IF bit 15 - DCIIF DCIEF - - C2IF bit 15 - DCIIF DCIIF - - C2IF bit 16 - RW-0 RW-0 RW-0 RW-0 RW-0 C2RXUF INTAIF INTAIF T91F T81F MI2C2IF SI2C2IF T77F bit 7 - - C2RXUF INTAIF T91F T91F T91F MI2C2IF SI2C2IF T77F bit 7 DMASF: DNA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 Interrupt request has not occurred 0 Interrupt request has not occurred	REGISTER 7 -	8: IFS3:	INTERRUPT	FLAG STAT	US REGIST	ER 3		
- DMASIF DCIIF DCIIF - - C2IF bit 15 - - bit 8 - bit 8 RW-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
bit 15 bit 8 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 C2RXJF INT4IF INT3IF T9IF T8IF MI2C2IF SI2C2IF T7IF bit 7 bit 0 U= Unimplemented bit, read as '0' bit 0 bit 0 Legend: W= Writable bit U = Unimplemented bit, read as '0' bit 13 DMASIF: DMC Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred bit 13 DMASIF: DMC Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 14 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 10 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occcurred	_		DMA5IF	DCIIF	DCIEIF	—	—	C2IF
RW-0 RW-0 <th< td=""><td>bit 15</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit 8</td></th<>	bit 15							bit 8
C2RXIF INT3IF Tote Dit 0 Legend: r.n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' Bit a cleared x = Bit is unknown bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 Interrupt request has occurred 0 Interrupt request has occurred 0 <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend: Image: Construction of the image: Construction o	C2RXIE	INT4IF		T9IF	TRIF	MI2C2IE	SI2C2IE	T7IF
Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -in = Value at POR '1' = Bit is set '0' = Bit is deared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 DCIEF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 Unimplemented: Read as '0' bit 10 DCIEF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10 Unimplemented: Reada s '0' bit 10 Unimplemented: Reada s '0' bit 11 CIEF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: Exter	bit 7		introli	1011	1011	WIIZ OZII	0120211	bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 DMASF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 DCIF: DCI Ervor Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10-9 Unimplemented: Read as '0' bit 11 DCIEF: DCAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10 = Unimplemented: Read as '0' bit 11 DCIEF: DCAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 Interrupt request has occurred bit								
R = Readable bit Wintable bit U = Unimplemented: bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 = Interrupt request has not accurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not accurred 0 = Interrupt request has not occurred 0 = Interrupt request has not accurred bit 11 DCIEF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not accurred 0 = Interrupt request has not occurred 0 = Interrupt request has not accurred 0 bit 10-9 Unimplemented: Read as '0' 0 0 Interrupt request has not accurred 0 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 Interrupt request has not accurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 Interrupt request has not accurred bit 6 INTAIF: External Interrupt 7 ag Status bit 1 Interrupt request has cocurred 0 <	Legend:							
I-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 7 Big Status bit 1 = Interu	R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'	
bit 15-14 Unimplemented: Read as '0' bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 12 DCIF: 5: 0CI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 DCIE: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: Extemal Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 Interrupt request has occurred bit 5 Interrupt request has occurred bit 6 INT4IF: Extemal Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: Extemal Interrupt Flag Status bit 1 = In	-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
bit 13 DMASP: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2F: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 Interrupt request has occurred bit 6 INT4IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9F: Timer8 Interrupt Flag St	bit 15-14	Unimplemen	ted: Read as '	0'				
1 = Interrupt request has occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 11 DCIEF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request ha	bit 13	DMA5IF: DM	A Channel 5 D	- ata Transfer (Complete Inter	rrupt Flag Status	bit	
bit 12 DCIIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 DCIEF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 TBIF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 TBIF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 ISIE: Interrupt request has not occurred bit 4 ISIE: Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 ISIE: Interrupt request has not occurred bit 5 INT3IF: Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 ISIE: Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 ITIF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has no		1 = Interrupt	request has oc	curred				
bit 12 Dolline: UCLEWENT interrupt Flag Status bit 1 = Interrupt request has occurred bit 11 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 5 INT3F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 4 T9F: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8F: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 4 T9F: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred <td< td=""><td>h# 40</td><td></td><td>request has no</td><td></td><td></td><td></td><td></td><td></td></td<>	h# 40		request has no					
bit 11 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4IF: EXternal Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 4 SI2CIF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 = Interrupt request has not occurred bit 1 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 TIF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 TIF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 = Interrupt request has not occurred bit 1 = Inter	DIL 12	1 = Interrupt	request has oc	curred				
bit 11 DCIEIF: DCI Error interrupt Flag Status bit 1 = Interrupt request has occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 TBF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 TBF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 Interrupt request has not occurred		0 = Interrupt	request has no	t occurred				
bit 10-9 Unimplemented: Read as '0' bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 5 Interrupt request has not occurred bit 5 INT3IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 3 TBIF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 3 TBIF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has not occurred	bit 11	DCIEIF: DCI	Error Interrupt	Flag Status bi	t			
bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 2 MIZC2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 SIZC2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has		1 = Interrupt 0 = Interrupt	request has oc request has no	curred t occurred				
bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Inte	bit 10-9	Unimplemen	nted: Read as '	0'				
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt requ	bit 8	C2IF: ECAN2	2 Event Interrup	ot Flag Status	bit			
bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt		1 = Interrupt	request has oc request has no	curred t occurred				
1 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred bit 4 Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt reque	bit 7	C2RXIF: ECA	AN2 Receive D	ata Ready Int	errupt Flag St	atus bit		
bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt reques		1 = Interrupt	request has oc	curred				
a = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occur	bit 6	INT4IF: Exter	rnal Interrupt 4	Flag Status bi	it			
bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has		1 = Interrupt	request has oc	curred				
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF : Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF : I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 MI2C2IF : I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF : I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF : Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 0 T7IF : Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt reque	bit 5	INT3IF: Exter	rnal Interrupt 3	Flag Status bi	it			
bit 4 T9IF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF : Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has		1 = Interrupt	request has oc	curred				
bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred<		0 = Interrupt	request has no	t occurred				
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred	bit 4	T9IF: Timer9	Interrupt Flag	Status bit				
bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 0 = Interrupt request has not occurred 0 bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt	request has oc request has no	currea t occurred				
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred	bit 3	T8IF: Timer8	Interrupt Flag	Status bit				
0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred o = Interrupt request has occurred 0 = Interrupt request has occurred		1 = Interrupt	request has oc	curred				
bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred		0 = Interrupt	request has no	t occurred				
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred	bit 2	MI2C2IF: 12C	2 Master Even	ts Interrupt FI	ag Status bit			
bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt	request has oc request has no	curred t occurred				
<pre>1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred</pre>	bit 1	SI2C2IF: 12C	2 Slave Events	Interrupt Flag	g Status bit			
bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt	request has oc request has no	curred t occurred				
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 	bit 0	T7IF: Timer7	Interrupt Flag	Status bit				
		1 = Interrupt	request has oc request has no	curred t occurred				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE
bit 7		1					bit 0
L							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	U2TXIE: UAF	RT2 Transmitte	r Interrupt Ena	able bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
DIT 14	U2RXIE: UAP		nterrupt Enab	Ie dit			
	0 = Interrupt	request enable	u abled				
bit 13	INT2IE: Exter	rnal Interrupt 2	Enable bit				
	1 = Interrupt i	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 12	T5IE: Timer5	Interrupt Enab	le bit				
	1 = Interrupt	request enable	d				
bit 11	0 = Interrupt 1	Interrupt Engl	abled Io bit				
	1 = Interrunt	request enable	d				
	0 = Interrupt I	request not enable	abled				
bit 10	OC4IE: Output	ut Compare Ch	annel 4 Interr	upt Enable bit	t		
	1 = Interrupt	request enable	d				
hit Q		ut Compare Ch	ionnel 3 Interr	unt Enable bit	÷		
Dit 9	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 8	DMA2IE: DM	A Channel 2 D	ata Transfer (Complete Inter	rrupt Enable bit		
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 7	IC8IE: Input (Capture Chann	el 8 Interrupt d	Enable bit			
	1 = Interrupt I 0 = Interrupt I	request enable	u abled				
bit 6	IC7IE: Input (Capture Chann	el 7 Interrupt	Enable bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 5	AD2IE: ADC2	2 Conversion C	omplete Inter	rupt Enable b	it		
	1 = Interrupt	request enable	d				
hit 4		request not ena	IDIEU Enable bit				
	1 = nterrunt	request enable	d				
	0 = Interrupt	request not enable	abled				

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

REGISTER 19-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER

Bit 15 R/W-1 F FLTEN7 FL bit 7							
R/W-1 FLTEN7 FL							bit 0
bit 15	TEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 15	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
bit 15							
		•					bit 8
FLTEN15 FL	TEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
R/W-1 F	V V V - I	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

rt/VV-U	K/W-U	K/W-U	K/W-U	K/VV-U		K/VV-U	K/VV-U
bit 15	F/BP	S.U>			F0B	FN0.U2	h:+ 0
DIL 15							DILO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5BP	<3:0>			F4B	P<3:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	-						-
bit 15-12	F7BP<3:0>: 1111 = Filter 1110 = Filter	RX Buffer Writt hits received ir hits received ir	en when Filte א RX FIFO bu א RX Buffer 1	er 7 Hits bits ffer 4			
	•						
	•						
	0001 = Filter 0000 = Filter	hits received in hits received in	n RX Buffer 1 n RX Buffer 0				
bit 11-8	F6BP<3:0>: 1111 = Filter 1110 = Filter	RX Buffer Writt hits received ir hits received ir	en when Filte ה RX FIFO bu ה RX Buffer 1	er 6 Hits bits ffer 4			
	•						
	•						
	0001 = Filter 0000 = Filter	hits received in hits received in	n RX Buffer 1 n RX Buffer 0				
bit 7-4	F5BP<3:0>: 1111 = Filter 1110 = Filter	RX Buffer Writt hits received in hits received in	en when Filte n RX FIFO bu n RX Buffer 1	er 5 Hits bits ffer 4			
	•						
	•						
	• 0001 = Filter 0000 = Filter	hits received ir hits received ir	n RX Buffer 1 n RX Buffer 0				
bit 3-0	F4BP<3:0>:	RX Buffer Writt	en when Filte	er 4 Hits bits			
	1111 = Filter 1110 = Filter •	hits received in hits received in	ו RX FIFO bu ו RX Buffer 1	ffer 4			
	•						
	• 0001 = Filter	hits received ir	n RX Buffer 1				
	0000 = Filter	hits received in	n RX Buffer 0				

REGISTER 21-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

					•	•	
R/W-0	R/V	V-0 R/W-0) U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG	<2:0>	_	_	CSCNA	CHPS	<1:0>
bit 15							bit 8
D O		0 0/0/		D/M/ 0	D/M/ 0		
R-U BLIES	-0-	-0 R/W-0	SME	R/W-U	R/VV-U	R/W-U BLIEM	
bit 7	_	_	Sivir	1~3.0~		DUFINI	ALIS bit 0
							bit 0
Legend:							
R = Readabl	e bit	W = Writa	able bit	U = Unimple	emented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is	set	'0' = Bit is c	leared	x = Bit is unkr	nown
hit 15-13	VCEG		Voltage Reference	Configuration	n hite		
DIL 15-15					11 01(3		
		VREF+	VREF-				
	000	AVDD	Avss				
	001	External VREF+	AVSS				
	010	AVDD External VREE+	External VREF	-			
	1xx		Avss				
bit 10 11	Unimp	lemented: Dood	aa ' a '	!			
bit 10	CSCN		as \cup	during Sample	A hit		
	1 = Sc	an inputs		uning Sample			
	0 = Do	o not scan inputs					
bit 9-8	CHPS	<1:0>: Selects Ch	annels Utilized bit	S			
	When	AD12B = 1, CHP	S<1:0> is: U-0, U	nimplemente	d, Read as '0'		
	1x = (Converts CH0, CF	11, CH2 and CH3				
	00 = 0	Converts CH0					
bit 7	BUFS:	Buffer Fill Status	bit (only valid whe	en BUFM = 1)			
	1 = AD	DC is currently filli	ng second half of	buffer, user sh	nould access dat	a in first half	
	0 = AE	DC is currently filli	ng first half of buff	er, user shoul	d access data in	second half	
bit 6	Unimp	lemented: Read	as '0'				
bit 5-2	operati	3:0>: Selects Inc	rement Rate for D	MA Addresses	s bits or number	of sample/conv	rsion
	1111 =	Increments the	DMA address or g	generates inte	errupt after comp	letion of every	16th sample/
		conversion oper	ration				
	1110 =	 Increments the conversion oper 	DMA address or g	generates inte	errupt after comp	letion of every	15th sample/
	•	conversion oper	ation				
	•						
	0001=	Increments the	DMA address or	generates inte	errupt after com	pletion of every	2nd sample/
	0000 =	conversion opera	ation DMA address or g	onoratos intor	runt after comple	ation of every sa	mnle/conver-
	0000 -	sion operation					
bit 1	BUFM	: Buffer Fill Mode	Select bit				
	1 = Sta	arts filling first hal	f of buffer on first i	nterrupt and s	econd half of the	e buffer on next	interrupt
1.11.6	0 = Alv	ways starts filling	buffer from the be	ginning			
bit 0	ALTS:	Alternate Input S	ample Mode Selec	ct bit	male and Carry	o D on rout c=	mala
	⊥ = Us 0 = Alv	ses channel input ways uses chann	el input selects for	e A on first sa Sample A	mple and Sampl	е в on next sar	npie

22.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler and then can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



FIGURE 22-2: WDT BLOCK DIAGRAM

24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

DC CHA	DC CHARACTERISTICS			$\label{eq:conditions: 3.0V to 3.6V} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
DI60a	licl	Input Low Injection Current	0	_	_5 ^(5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB11			
DI60b	ІІСН	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins ⁽⁷⁾			
DI60c	Σ ΙΙΟΤ	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	_	+20(9)	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT			

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH4	ARACTER	RISTICS	Standard (unless of Operating	Operati therwise temper	ng Con e stated ature	ditions:) -40°C ≤ -40°C ≤	3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	$IOL \leq 3 \; mA, \; VDD = 3.3 V$
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	IOL \leq 6 mA, VDD = 3.3V
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Iol \leq 10 mA, Vdd = 3.3V
		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	$IOL \ge -3 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	$IOL \ge -6 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -10 mA, Vdd = 3.3V
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See Note 1
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_	V	$\begin{array}{l} \mbox{IOH} \geq -5 \mbox{ mA, VDD} = 3.3 V \\ \mbox{See Note 1} \end{array}$
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1
		Output High Voltage 4x Source Driver Pins - RA2, RA3,	1.5	_	_		IOH ≥ -12 mA, VDD = 3.3V See Note 1
DO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0	_	_	V	IOH ≥ -11 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage 8x Source Driver Pins - OSC2,	1.5	_	_		IOH ≥ -16 mA, VDD = 3.3V See Note 1
		CLKO, RC15	2.0	_	_	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1
			3.0	_	_		$\label{eq:IOH} \begin{array}{l} \mbox{IOH} \geq -4 \mbox{ mA, VDD} = 3.3 V \\ \mbox{See } \mbox{Note 1} \end{array}$

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ $40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Charac	teristic	Min ⁽¹⁾	Max	Units	Conditions			
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	—			
			400 kHz mode	Tcy/2 (BRG + 1)		μS	—			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	—			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—			
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS	—			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	—			
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be			
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF			
			1 MHz mode ⁽²⁾	—	100	ns				
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be			
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF			
			1 MHz mode ⁽²⁾	_	300	ns				
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	—			
		Setup Time	400 kHz mode	100	_	ns				
			1 MHz mode ⁽²⁾	40	—	ns				
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS	—			
		Hold Time	400 kHz mode	0	0.9	μS				
			1 MHz mode ⁽²⁾	0.2	—	μS				
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	Only relevant for			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	Repeated Start			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	condition			
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	After this period the			
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated			
IM33	TSU:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS				
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_			
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns				
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns				
		From Clock	400 kHz mode	_	1000	ns	_			
			1 MHz mode ⁽²⁾	—	400	ns	—			

TABLE 25-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

26.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06A/X08A/X10A electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 25.0** "**Electrical Characteristics**" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 25.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJXXXGPX06A/X08A/X10A high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(5)}$	0.3V to 5.6V
Voltage on VCAP with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽²⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	2 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	4 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	8 mA
Maximum current sunk by all ports combined	10 mA
Maximum current sourced by all ports combined ⁽²⁾	10 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
- **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGECx, and PGEDx pins.
- 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
- 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down Current (IPD)								
HDC61c	3	5	μA	+150°C	3.3V	Watchdog Timer Current: ΔIWDT ^(2,4)		

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 3: These currents are measured on the device containing the most memory in this family.
- 4: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARA	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +150°C for High Tem				V C for High Temperature
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	Conditions		
HDC72a	39	45	1:2	mA			
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS
HDC72g	18	25	1:128	mA			

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

26.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXGPX06A/X08A/X10A AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 25.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 25.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 26-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 26-1.					

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 26-8: PLL CLOCK TIMING SPECIFICATIONS

A CHARAC	AC FERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					e stated) ure
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	MIN	NOM	MAX		
Contact Pitch	n E 0.50 BSC				
Contact Pad Spacing	C1		11.40		
Contact Pad Spacing	C2		11.40		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B