

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	30K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256gp710at-i-pt


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



Pin Diagrams (Continued)



1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).

This document contains device specific information for the following devices:

- dsPIC33FJ64GP206A
- dsPIC33FJ64GP306A
- dsPIC33FJ64GP310A
- dsPIC33FJ64GP706A
- dsPIC33FJ64GP708A
- dsPIC33FJ64GP710A
- dsPIC33FJ128GP206A
- dsPIC33FJ128GP306A
- dsPIC33FJ128GP310A
- dsPIC33FJ128GP706A
- dsPIC33FJ128GP708A
- dsPIC33FJ128GP710A
- dsPIC33FJ256GP506A
- dsPIC33FJ256GP510A
- dsPIC33FJ256GP710A

The dsPIC33FJXXXGPX06A/X08A/X10A General Purpose Family of device includes devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes). This feature makes the family suitable for a wide variety of high-performance digital signal control applications. The device is pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows for easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXGPX06A/X08A/X10A device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33FJXXXGPX06A/X08A/X10A Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33FJXXXGPX06A/X08A/X10A devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXGPX06A/X08A/X10A devices.

Figure 1-1 illustrates a general block diagram of the various core and peripheral modules in the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. Table 1-1 provides the functions of the various pins illustrated in the pinout diagrams.




FIGURE 3-1: dsPIC33FJXXXGPX06A/X08A/X10A CPU CORE BLOCK DIAGRAM




TABLE 4-27: PORTC REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12		_			_	—		TRISC4	TRISC3	TRISC2	TRISC1		F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	_	_	-	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
LATC	02D0	LATC15	LATC14	LATC13	LATC12			_		_	_	-	LATC4	LATC3	LATC2	LATC1		xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-28: PORTD REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-29: PORTE REGISTER MAP⁽¹⁾

	-	-																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	—	—	—	—	—	_	_	—	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
PORTE	02DA	_	_	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02DC	_	_	_	_	_	_	_	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-30: PORTF REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	—	-	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	_	_	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02E2	_	_	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF	06DE	_	_	ODCF13	ODCF12	_	_	_	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

5.2 RTSP Operation

The dsPIC33FJXXXGPX06A/X08A/X10A Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 illustrates typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

The two SFRs that are used to read and write the program Flash memory are:

NVMCON: Flash Memory Control Register

• NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE bit (NVMCON<6>) and the WREN bit (NVMCON<14>).
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	i
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER											
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15							b				
R/W-0	DAM 0			R/W-0	R/W-0	D/M/ O					
T2IE	R/W-0 OC2IE	R/W-0	R/W-0 DMA0IE	T1IE	OC1IE	R/W-0	R/W-0 INT0IE				
bit 7	UCZIE	ICZIE	DIVIAULE	111	OCTIE	ICTIE	b				
							5				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	Unimpleme	nted: Read as	'0'								
bit 14				Complete Interre	upt Enable bit						
		request enable request not en									
bit 13	•	1 Conversion		runt Enable bit							
		request enable	-								
		request not en									
bit 12	U1TXIE: UA	RT1 Transmitte	er Interrupt Ena	able bit							
		request enable									
L:1 4 4	•	request not en		- 1-:4							
bit 11		U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled									
		request enable									
bit 10	SPI1IE: SPI	1 Event Interru	ot Enable bit								
		request enable									
		request not en									
bit 9		PI1 Error Interru request enable	•								
		request enable									
bit 8	-	3 Interrupt Enal									
	1 = Interrupt	request enable	ed								
	•	request not en									
bit 7		2 Interrupt Enal									
		request enable request not en									
bit 6		out Compare C		upt Enable bit							
	-	request enable									
	•	request not en									
bit 5	•	Capture Chann	•	Enable bit							
		request enable request not en									
bit 4	•	-		Complete Interre	upt Enable bit						
		request enable			-						
		request not en									
bit 3		1 Interrupt Enal									
		request enable									
		request not en									

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

					•				
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
_	_	OCSIDL	_	_		—	_		
bit 15							bit 8		
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—	OCFLT	OCTSEL		OCM<2:0>			
bit 7							bit 0		
Legend:		HC = Hardware	Clearable bit						
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown		
bit 15-14	bit 15-14 Unimplemented: Read as '0'								
bit 13	OCSIDL: St	op Output Compa	re in Idle Mode	Control bit					
		Compare x halts in Compare x continu			de				

- bit 12-5 Unimplemented: Read as '0'
- bit 4 OCFLT: PWM Fault Condition Status bit
 - 1 = PWM Fault condition has occurred (cleared in hardware only)
 - 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for Compare x
 - 0 = Timer2 is the clock source for Compare x

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

- 111 = PWM mode on OCx, Fault pin enabled
 - 110 = PWM mode on OCx, Fault pin disabled
 - 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low, generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high, compare event forces OCx pin low
 - 001 = Initialize OCx pin low, compare event forces OCx pin high
 - 000 = Output compare channel is disabled

1 = Frame sync pulse is active-high0 = Frame sync pulse is active-low

FRMDLY: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock

This bit must not be set to '1' by the user application.

Unimplemented: Read as '0'

Unimplemented: Read as '0'

REGISTER [·]	16-3: SPIxC	ON2: SPIx C		EGISTER 2				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL		—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
	—	—	_		—	FRMDLY	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	x = Bit is unkn	own		
bit 15	1 = Framed S	med SPIx Supp PIx support en SPIx support dis	abled (SSx p	in used as fram	ne sync pulse in	put/output)		
bit 14	SPIFSD: Frame Sync Pulse Direction Control bit							
		nc pulse input (nc pulse output						
bit 13	FRMPOL: Frame Sync Pulse Polarity bit							

DS70593D-page 186

bit 12-2

bit 1

bit 0

21.4 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
 - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/ AD1CSSH registers starts over from the beginning.
 - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

21.5 ADC Resources

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browner:
	this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546064

21.5.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

NOTES:

TABLE 25-4:	DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
-------------	---

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
Operati	ng Voltag	9					
DC10	Supply V	oltage					
	Vdd		3.0		3.6	V	—
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8			V	—
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_		Vss	V	_
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.






FIGURE 25-26:ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)





80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



[-
	Units		MILLIMETER	S
Dimensi	on Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B

PORTA	
Register Map	64
PORTB	
Register Map	64
PORTC	
Register Map	65
PORTD	
Register Map	65
PORTE	
Register Map	65
PORTF	
Register Map	65
PORTG	
Register Map	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	72
Data Access from Program Memory	
Using Program Space Visibility	
Data Access from Program Memory	74
Using Table Instructions	
Data Access from, Address Generation	
Memory Map Table Read Instructions	
TBLRDH	74
TBLRDL	
Visibility Operation	
Program Memory	
Interrupt Vector	40
Organization	
Reset Vector	

R	
Reader Response	В
Registers	
ADxCHS0 (ADCx Input Channel 0 Select	7
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 246	ô
ADxCON1 (ADCx Control 1)	
ADxCON2 (ADCx Control 2)	3
ADxCON3 (ADCx Control 3)244	4
ADxCON4 (ADCx Control 4)245	5
ADxCSSH (ADCx Input Scan Select High)248	8
ADxCSSL (ADCx Input Scan Select Low) 248	3
ADxPCFGH (ADCx Port Configuration High)	Э
ADxPCFGL (ADCx Port Configuration Low)249	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)217	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 218	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1) 204	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)211	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)208	3
CiFMSKSEL1 (ECAN Filter 7-0 Mask	
Selection)	
CiINTE (ECAN Interrupt Enable)210	
CilNTF (ECAN Interrupt Flag)	9
CiRXFnEID (ECAN Acceptance Filter n	_
Extended Identifier)	J
CiRXFnSID (ECAN Acceptance Filter n	_
Standard Identifier) 219	J

CiRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	223
CiRXMnEID (ECAN Acceptance Filter Mask n	
Extended Identifier)	222
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	222
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
	224
CiTRBnDLC (ECAN Buffer n Data	0.07
Length Control)	
CiTRBnDm (ECAN Buffer n Data Field Byte m)	
CiTRBnEID (ECAN Buffer n Extended Identifier)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	
CiTRBnSTAT (ECAN Receive Buffer n Status)	228
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)	
CORCON (Core Control)	
DCICON1 (DCI Control 1)	
DCICON2 (DCI Control 2)	
DCICON3 (DCI Control 3)	
DCISTAT (DCI Status)	
DMACS0 (DMA Controller Status 0)	
DMACS1 (DMA Controller Status 1)	143
DMAxCNT (DMA Channel x Transfer Count)	140
DMAxCON (DMA Channel x Control)	
DMAxPAD (DMA Channel x Peripheral Address)	
DMAXEQ (DMA Channel x IRQ Select)	
	150
DMAxSTA (DMA Channel x RAM Start	400
Address A)	139
DMAxSTB (DMA Channel x RAM Start	
Address B)	
DSADR (Most Recent DMA RAM Address)	144
I2CxCON (I2Cx Control)	190
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask)	190 194
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status)	190 194 192
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control)	190 194 192 176
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0)	190 194 192 176 106
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1)	190 194 192 176 106 108
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2)	190 194 192 176 106 108 110
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3)	190 194 192 176 106 108 110 112
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4)	190 194 192 176 106 108 110 112 113
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3)	190 194 192 176 106 108 110 112 113
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0)	190 194 192 176 106 108 110 112 113 98
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1)	190 194 192 176 106 108 110 112 113 98 100
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2)	190 194 192 176 106 108 110 112 113 98 100 102
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3)	190 194 192 176 106 108 110 112 113 98 100 102 104
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 3) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4)	190 194 192 176 106 108 110 112 113 98 100 102 104 105
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115 124
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115 124
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115 124 125
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115 124 125 126
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115 124 125 126 127
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 95 97 132 114 115 124 125 126 127 128
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 132 115 124 125 126 127 128 129
I2CxCON (I2Cx Control)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 132 125 126 127 128 129 129 130
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG Interrupt Control 2) INTREG Interrupt Priority Control 1) IPC1 (Interrupt Priority Control 1) IPC12 (Interrupt Priority Control 1) IPC13 (Interrupt Priority Control 12) IPC14 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 131 125 126 127 128 129 130 121
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON1 (Interrupt Control 2) INTREG Interrupt Control 2) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1) IPC12 (Interrupt Priority Control 1) IPC13 (Interrupt Priority Control 12) IPC14 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 124 125 126 127 128 129 120 121 128 129 130 121 128 129 131 128 129 130 121 126 127 128 129 126 129 128 129 126 129 128 129 126 129 126 129 126 129 126 129 126 127 128 129 126 129 126 129 126 129 126 126 127 128 129 126 127 128 128 129 126 129 126 127 128 128 128 128 129
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG Interrupt Control 2) INTREG Interrupt Priority Control 1) IPC0 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC13 (Interrupt Priority Control 12) IPC14 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 124 125 126 127 128 129 129 130 121 124 125 126 127 128 129 130 127 128 129 130 127 128 129 128 129 130 127 128 129 128 129 129 128 129 129 128 129 129 128 129 129 121 128 129 128 129 121 128 129 129 121 128 129 121 128 129 121 128 129 121 128 129 129 128 129 129 121 128 129 121 128 129 129 121 129 129 129 121 129 129 129 129 121 129 129 121 129 129 129 121 129 121 129 129 121 129 129 121 129 121 129 129 121 129 121 129 121 129 121 121 129 121 121 121 121 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129 127 128 129
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 2) IEC2 (Interrupt Enable Control 3) IEC2 (Interrupt Enable Control 4) IFS0 (Interrupt Enable Control 4) IFS0 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG Interrupt Control 2) INTREG Interrupt Priority Control 1) IPC0 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC13 (Interrupt Priority Control 12) IPC14 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 124 125 97 126 127 128 129 129 121 128 129
I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1) IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4) IFS0 (Interrupt Enable Control 4) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG Interrupt Control 2) INTREG Interrupt Priority Control 1) IPC0 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC13 (Interrupt Priority Control 12) IPC14 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17) IPC3 (Interrupt Priority Control 17)	190 194 192 176 106 108 110 112 113 98 100 102 104 105 97 124 124 125 97 124 124 124 125 127 128 129 121 128 129 130 121 124 1

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support