

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp206a-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to 2^{N-1} - 1. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data is -2,147,483,648 (0x8000 0000) range to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518×10^{-5} . In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661×10^{-10} .

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- OA: AccA overflowed into guard bits
- OB: AccB overflowed into guard bits
- SA: AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJXXXGPX06A/X08A/X10A device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

IADEE 4	-7. 1																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	apture Regis	ter							xxxx
IC1CON	0142	—	-	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	apture Regis	ter							xxxx
IC2CON	0146	—	—	ICSIDL	_	—	_	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	apture Regis	ter							xxxx
IC3CON	014A	—	—	ICSIDL	_	—	_	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C								Input 4 Ca	apture Regis	ter							xxxx
IC4CON	014E	—	-	ICSIDL	_	—	—	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	apture Regis	ter							XXXX
IC5CON	0152	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	apture Regis	ter							xxxx
IC6CON	0156	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	apture Regis	ter							XXXX
IC7CON	015A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	apture Regis	ter							xxxx
IC8CON	015E	—	—	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = unkno	own value o	on Reset, -	— = unimpl	emented, i	read as '0'.	Reset valu	ies are sho	wn in hexad	decimal.								

TABLE 4-7: INPUT CAPTURE REGISTER MAP

dsPIC33FJXXXGPX06A/X08A/X10A

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

U-0 U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 - - DMASIF DCIIF DCIEF - - C2IF bit 15 - DCIIF DCIEF - - C2IF bit 15 - DCIIF DCIIF - - C2IF bit 16 - C2RXIF INTAIF PIF TBIF MU-0 R/W-0 R/W-0 C2RXIF INTAIF INTAIF T9IF TBIF MI2C2IF SI2C2IF T7/F bit 7 - Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 DMASF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 Interrupt request has not occurred bit 10 DCIF: DCI Event Interrupt Flag Status bit 1 Interrupt request has not occurred bit 11 DCIF: DCI Event Interrupt Flag Status bit 1 Interrupt request has occurred bit 30 C2IF: ECAN2 Event Interrupt Flag Status bit 1 Interrupt request has occurred </th <th>REGISTER 7-</th> <th>8: IFS3:</th> <th>INTERRUPT</th> <th>FLAG STAT</th> <th>US REGIST</th> <th>ER 3</th> <th></th> <th></th>	REGISTER 7 -	8: IFS3:	INTERRUPT	FLAG STAT	US REGIST	ER 3						
- DMASIF DCIIF DCIIF - - C2IF bit 15 - - bit 8 - bit 8 RW-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0				
bit 15 bit 8 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 C2RXJF INT4IF INT3IF T9IF T8IF MI2C2IF SI2C2IF T7IF bit 7 bit 0 U= Unimplemented bit, read as '0' bit 0 bit 0 Legend: W= Writable bit U = Unimplemented bit, read as '0' bit 13 DMASIF: DMC Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred bit 13 DMASIF: DMC Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 14 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 10 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occcurred	_		DMA5IF	DCIIF	DCIEIF	—	—	C2IF				
RW-0 RW-0 <th< td=""><td>bit 15</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit 8</td></th<>	bit 15							bit 8				
C2RXIF INT3IF Tote Dit 0 Legend: r.n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' Bit a cleared x = Bit is unknown bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 Interrupt request has occurred 0 Interrupt request has occurred 0 <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td> <td>R/W-0</td>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
Legend: Image: Construction of the image: Construction o	C2RXIE	INT4IF		T9IF	TRIF	MI2C2IE	SI2C2IE	T7IF				
Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -in = Value at POR '1' = Bit is set '0' = Bit is deared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 DCIEF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 Unimplemented: Read as '0' bit 10 DCIEF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10 Unimplemented: Reada s '0' bit 10 Unimplemented: Reada s '0' bit 11 CIEF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: Exter	bit 7		introli	1011	1011	WIIZ OZII	0120211	bit 0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 DMASF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 DCIF: DCI Ervor Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10-9 Unimplemented: Read as '0' bit 11 DCIEF: DCAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10 = Unimplemented: Read as '0' bit 11 DCIEF: DCAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 Interrupt request has occurred bit												
R = Readable bit Wintable bit U = Unimplemented: bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 = Interrupt request has not accurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not accurred 0 = Interrupt request has not occurred 0 = Interrupt request has not accurred bit 11 DCIEF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not accurred 0 = Interrupt request has not occurred 0 = Interrupt request has not accurred 0 bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 1 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 Interrupt request has cocurred bit 6 INTAIF: External Interrupt 7 and Status bit 1 Interrupt request has not accurred 0 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 Interrupt request has not accurred <td< td=""><td>Legend:</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Legend:											
I-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 = Interrupt request has cocurred 0 = Interrupt request has not accurred bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has cocurred 0 = Interrupt request has not accurred bit 7 C2RXIF: ECAN2 Exection Bas Ready Interrupt Flag Status bit 1 = Interrupt request has cocurred 0 = Interrupt request has not accurred bit 6 INT4IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not accurred 0 = Interrupt request has not accurred bit 5 INT3IF: External Interrupt 7 Bag Status bit 1 = Interu	R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'					
bit 15-14 Unimplemented: Read as '0' bit 13 DMASIF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 12 DCIF: 5: 0CI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 DCIE: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: Extemal Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 Interrupt request has occurred bit 5 Interrupt request has occurred bit 6 INT4IF: Extemal Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: Extemal Interrupt Flag Status bit 1 = In	-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own				
bit 13 DMASP: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2F: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 Interrupt request has occurred bit 6 INT4IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9F: Timer8 Interrupt Flag St	bit 15-14	Unimplemen	ted: Read as '	0'								
1 = Interrupt request has occurred bit 12 DCIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 11 DCIEF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request ha	bit 13	DMA5IF: DM	A Channel 5 D	- ata Transfer (Complete Inter	rrupt Flag Status	bit					
bit 12 DCIIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 DCIEF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 TBIF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 TBIF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 ISIE: Interrupt request has not occurred bit 4 ISIE: Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 ISIE: INT2CIEF: I2C2 States Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 III = Interrupt request has not occurred bit 0 IIIF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 =		1 = Interrupt	request has oc	curred								
bit 12 Dolline: UCLEWENT interrupt Flag Status bit 1 = Interrupt request has occurred bit 11 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 5 INT3F: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 4 T9F: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8F: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 4 T9F: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred <td< td=""><td>h# 40</td><td></td><td>request has no</td><td></td><td></td><td></td><td></td><td></td></td<>	h# 40		request has no									
bit 11 DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4IF: EXternal Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 4 SI2CIF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 = Interrupt request has not occurred bit 1 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 TIF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 TIF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 0 = Interrupt request has not occurred bit 1 = Inter	DIL 12	1 = Interrupt	request has oc	curred								
bit 11 DCIEIF: DCI Error interrupt Flag Status bit 1 = Interrupt request has occurred bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 TBF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 TBF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 Interrupt request has not occurred		0 = Interrupt	request has no	t occurred								
bit 10-9 Unimplemented: Read as '0' bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 5 Interrupt request has not occurred bit 5 INT3IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 3 TBIF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has occurred bit 3 TBIF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred Interrupt request has not occurred	bit 11	DCIEIF: DCI	Error Interrupt	Flag Status bi	t							
bit 10-9 Unimplemented: Read as '0' bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 2 MIZC2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 SIZC2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has		1 = Interrupt 0 = Interrupt	request has oc request has no	curred t occurred								
bit 8 C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Inte	bit 10-9	Unimplemen	nted: Read as '	0'								
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred	bit 8	C2IF: ECAN2	2 Event Interrup	ot Flag Status	bit							
bit 7 C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt		1 = Interrupt	request has oc request has no	curred t occurred								
1 = Interrupt request has occurred bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred bit 4 Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt reque	bit 7	C2RXIF: ECA	AN2 Receive D	ata Ready Int	errupt Flag St	atus bit						
bit 6 INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt reques		1 = Interrupt	request has oc	curred								
a = Interrupt request has occurred bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occur	bit 6	INT4IF: Exter	rnal Interrupt 4	Flag Status bi	it							
bit 5 INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has		1 = Interrupt request has occurred										
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 T9IF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF : Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF : I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF : I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF : Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 0 T7IF : Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred <td>bit 5</td> <td>INT3IF: Exter</td> <td>rnal Interrupt 3</td> <td>Flag Status bi</td> <td>it</td> <td></td> <td></td> <td></td>	bit 5	INT3IF: Exter	rnal Interrupt 3	Flag Status bi	it							
bit 4 T9IF : Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF : Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has		1 = Interrupt	request has oc	curred								
bit 4 T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred<		0 = Interrupt	request has no	t occurred								
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred	bit 4	T9IF: Timer9	Interrupt Flag	Status bit								
bit 3 T8IF: Timer8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 0 = Interrupt request has not occurred 0 bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt	request has oc request has no	currea t occurred								
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred	bit 3	T8IF: Timer8	Interrupt Flag	Status bit								
0 = Interrupt request has not occurred bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred o = Interrupt request has not occurred 0 = Interrupt request has occurred		1 = Interrupt	request has oc	curred								
bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred		0 = Interrupt	request has no	t occurred								
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred	bit 2	MI2C2IF: 12C	2 Master Even	ts Interrupt FI	ag Status bit							
bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt	request has oc request has no	curred t occurred								
<pre>1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred</pre>	bit 1	SI2C2IF: 12C	2 Slave Events	Interrupt Flag	g Status bit							
bit 0 T7IF: Timer7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt	request has oc request has no	curred t occurred								
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 	bit 0	T7IF: Timer7	Interrupt Flag	Status bit								
		1 = Interrupt	request has oc request has no	curred t occurred								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>		—		SPI1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		SPI1EIP<2:0>		—		T3IP<2:0>					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own				
bit 15	Unimplem	ented: Read as '0)' • • •								
bit 14-12	U1RXIP<2	:0>: UARI1 Rece	iver Interrup	t Priority bits							
	111 = Inter •	rupt is priority 7 (r	lignest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1	phlod								
bit 11		anted: Pead as '	ableu v								
bit 10_8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
bit 10-0	111 = Interrupt is priority 7 (highest priority interrupt)										
	•		ingineer priori								
	•										
	• 001 - Intor	rupt is priority 1									
	001 - Inter	rupt is priority i rupt source is disa	abled								
bit 7	Unimplem	ented: Read as '0)'								
bit 6-4	SPI1EIP<2	::0>: SPI1 Error In	terrupt Prior	ity bits							
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inte r	rupt is priority 1									
	000 = Inter	rupt source is disa	abled								
bit 3	Unimplem	ented: Read as '0)'								
bit 2-0	T3IP<2:0>:	: Timer3 Interrupt	Priority bits								
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rrupt is priority 1									
	000 = Inter	rupt source is disa	abled								

REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		DCIEIP<2:0>		_	—	—	_
bit 15				•			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	_	<u> </u>		C2IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	DCIEIP<2:0	-: DCI Error Inte	errupt Priority	bits			
	111 = Interru	ipt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 11-3	Unimpleme	nted: Read as '	0'				
bit 2-0	C2IP<2:0>:	ECAN2 Event li	nterrupt Priori	ity bits			
	111 = Interru	pt is priority 7 (highest priori	ty interrupt)			
	•	, ,	- '	,			
	•						
	•						
		ipt is priority 1	ablad				

000 = Interrupt source is disabled

REGISTER	7-31: IPC16	: INTERRUPT	PRIORITY		REGISTER 1	6						
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
_		—		—		U2EIP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
_		U1EIP<2:0>		_	_		_					
bit 7							bit 0					
Legend:												
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15-11 bit 10-8	Unimplemen U2EIP<2:0>: 111 = Interru •	t ed: Read as 'd UART2 Error In pt is priority 7 (I)' nterrupt Prio nighest prior	rity bits ity interrupt)								
	• 001 = Interru 000 = Interru	• 001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7	Unimplemen	ted: Read as ')'									
bit 6-4	U1EIP<2:0>: 111 = Interru	UART1 Error In pt is priority 7 (I	nterrupt Prio nighest prior	rity bits ity interrupt)								

bit 3-0 Unimplemented: Read as '0'

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAC)<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<9:8> ⁽²⁾	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> (2)			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 9-	-3: PLLF	BD: PLL FEE	DBACK DIV	ISOR REGIS	TER ⁽¹⁾				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾		
_	—	—		_	_		PLLDIV<8>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
			PLLD	IV<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	known		
bit 15-9	Unimpleme	nted: Read as '	0'						
bit 8-0	PLLDIV<8:0	>: PLL Feedba	ck Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)			
	111111111	= 513							
	•								
	•								
	•								
	000110000	= 50 (default)							
	•								
	•								
	•								
	000000010 000000001 000000000	= 4 = 3 = 2							

Note 1: This is register is reset only on a Power-on Reset (POR).

18.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this UDL in your brought
	this URL in your prowser.
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546064

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

REGISTER 19-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/V	V-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7MSK<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>
bit 15							bit 8
		D 444 A	-				
R/V	V-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7	F31013K < 1.02	FZIVIST	<1.0>	F IIVIS	NS1.02	FUIMS	hit 0
							511.0
Legen	d:						
R = Re	adable bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Va	lue at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15-1	 F7MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta 	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 7 b gisters contair gisters contair gisters contair	it 1 mask 1 mask 1 mask			
bit 13-1	2 F6MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 6 bi gisters contair gisters contair gisters contair	it n mask n mask n mask			
bit 11-1	0 F5MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source ed; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 5 b gisters contair gisters contair gisters contair	it n mask n mask n mask			
bit 9-8	F4MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source ed; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 4 b gisters contair gisters contair gisters contair	it n mask n mask n mask			
bit 7-6	F3MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source ed; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 3 b gisters contair gisters contair gisters contair	it n mask n mask n mask			
bit 5-4	F2MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 2 bi gisters contair gisters contair gisters contair	it n mask n mask n mask			
bit 3-2	F1MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 1 b gisters contair gisters contair gisters contair	it n mask n mask n mask			
bit 1-0	F0MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source ed; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 0 b gisters contair gisters contair gisters contair	it n mask n mask n mask			

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic	Assembly Syntax Description		Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK	Unlink Frame Pointer		1	1	None
82	XOR	XOR	f	f = f .XOR. WREG		1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industr} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extend} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	$IOL \leq 3 \; mA, \; VDD = 3.3 V$	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	IOL \leq 6 mA, VDD = 3.3V	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Iol \leq 10 mA, Vdd = 3.3V	
	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	$IOL \ge -3 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
DO20		Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	$IOL \ge -6 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -10 mA, Vdd = 3.3V	
			Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See Note 1
			2x Source Dr defined by 4>	2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_		V
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1	
		Output High Voltage4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3Output High Voltage 8x Source Driver Pins - OSC2, CLKO, RC15	1.5	_	_	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1	
DO20A	Voн1		2.0	_	_		IOH ≥ -11 mA, VDD = 3.3V See Note 1	
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1	
			1.5	_			IOH ≥ -16 mA, VDD = 3.3V See Note 1	
			2.0	_	_		IOH ≥ -12 mA, VDD = 3.3V See Note 1	
			3.0				IOH ≥ -4 mA, VDD = 3.3V See Note 1	

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.



FIGURE 25-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS



FIGURE 25-26:ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

ARACTE	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions			
Clock Parameters									
Tad	ADC Clock Period	76			ns	—			
TRC	ADC Internal RC Oscillator Period	—	250		ns	—			
Conversion Rate									
TCONV	Conversion Time	_	12 Tad	_	_	—			
FCNV	Throughput Rate	_		1.1	Msps	—			
TSAMP	Sample Time	2 Tad		—	_	—			
	Timir	ng Paramo	eters						
TPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad		3.0 Tad		Auto-Convert Trigger (SSRC<2:0> = 111) not selected			
TPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	_	3.0 TAD	_	—			
Tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	_	0.5 TAD			_			
TDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μS				
	ARACTER Symbol Tad Trc Trc Tconv Fcnv Tsamp Tpcs Tpcs Tpss Tcss Tdpu	Symbol Characteristic Cloc TAD ADC Clock Period TRC ADC Internal RC Oscillator Period TCONV Conversion Time FCNV Throughput Rate TSAMP Sample Time TPCS Conversion Start from Sample Trigger ⁽²⁾ TPSS Sample Start from Setting Sample (SAMP) bit ⁽²⁾ TCS Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ TDPU Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	ARACTERISTICS (unless Operation of the second state of the s	ARACTERISTICS (unless otherwise Operating temper Symbol Characteristic Min. Typ ⁽¹⁾ Symbol Characteristic Min. Typ ⁽¹⁾ Clock Parameters TAD ADC Clock Period 76 — TRC ADC Internal RC Oscillator Period — 250 Conversion Rate TCONV Conversion Time — 12 TAD FCNV Throughput Rate — — TSAMP Sample Time 2 TAD — TPCS Conversion Start from Sample Trigger ⁽²⁾ 2.0 TAD — TPSS Sample Start from Setting Sample (SAMP) bit ⁽²⁾ 2.0 TAD — TCSS Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ — 0.5 TAD TDPU Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3) — —	ARACTERISTICS (unless otherwise stated) Operating temperature 4 Symbol Characteristic Min. Typ ⁽¹⁾ Max. Symbol Characteristic Min. Typ ⁽¹⁾ Max. TAD ADC Clock Period 76 — — TRC ADC Internal RC Oscillator Period — 250 — TRC ADC Internal RC Oscillator Period — 250 — TCONV Conversion Time — 12 TAD — TCONV Conversion Time — 12 TAD — TCONV Conversion Time — 12 TAD — TRCNV Throughput Rate — 1.1 11 TSAMP Sample Time 2 TAD — — TPCS Conversion Start from Sample Trigger ⁽²⁾ 2.0 TAD — 3.0 TAD TPSS Sample Start from Setting Sample (SAMP) bit ⁽²⁾ 2.0 TAD — 3.0 TAD TCS Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ — 0.5 TAD — TDPU Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3) —	ARACTERISTICS(unless otherwise stated) Operating temperature $-40^{\circ}C \le TA$ $-40^{\circ}C \le TA$ $-40^{\circ}C \le TA$ SymbolCharacteristicMin.Typ ⁽¹⁾ Max.UnitsClock ParametersTADADC Clock Period76—nsTRCADC Internal RC Oscillator Period—250—TRCADC Internal RC Oscillator Period—250—Conversion RateTCONVConversion Time—12 TAD—TIMING ParametersTSAMPSample Time2 TAD——Timing ParametersTPCSConversion Start from Sample Trigger ⁽²⁾ 2.0 TAD—3.0 TAD—TPSSSample Start from Setting Sample (SAMP) bit ⁽²⁾ 2.0 TAD—3.0 TAD—TCSSConversion Completion to Sample Start (ASAM = 1) ⁽²⁾ —0.5 TAD——TDPUTime to Stabilize Analog Stage from ADC Off to ADC On ^(2,3) ——20 μ s			

TABLE 25-45: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: TDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

TABLE 25-46: DMA READ/WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Characteristic	Min.	Min. Typ Max. Units Conc		Conditions		
DM1a	DMA Read/Write Cycle Time	_	_	2 Tcy	ns	This characteristic applies to dsPIC33FJ256GPX06A/X08A/X10A devices only.	
DM1b	DMA Read/Write Cycle Time	_	—	1 Tcy	ns	This characteristic applies to all devices with the exception of the dsPIC33FJ256GPX06A/X08A/X10A.	

NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

Legend	: XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ($_{(e3)}$)
		can be found on the outer packaging for this package.
Note:	In the ever	nt the full Microchip part number cannot be marked on one line, it will
	be carried	J over to the next line, thus limiting the number of available
	characters	for customer-specific information.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е	0.50 BSC			
Contact Pad Spacing	C1		15.40		
Contact Pad Spacing	C2		15.40		
Contact Pad Width (X100)	X1			0.30	
Contact Pad Length (X100)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B