

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |                                                                                  |
|----------------------------|----------------------------------------------------------------------------------|
| Product Status             | Active                                                                           |
| Core Processor             | dsPIC                                                                            |
| Core Size                  | 16-Bit                                                                           |
| Speed                      | 40 MIPs                                                                          |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                  |
| Peripherals                | AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT              |
| Number of I/O              | 53                                                                               |
| Program Memory Size        | 64KB (64K x 8)                                                                   |
| Program Memory Type        | FLASH                                                                            |
| EEPROM Size                | -                                                                                |
| RAM Size                   | 8K x 8                                                                           |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V                                                                        |
| Data Converters            | A/D 18x10b/12b                                                                   |
| Oscillator Type            | Internal                                                                         |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                |
| Mounting Type              | Surface Mount                                                                    |
| Package / Case             | 64-TQFP                                                                          |
| Supplier Device Package    | 64-TQFP (10x10)                                                                  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp206t-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Referenced Sources**

This device data sheet is based on the following individual chapters of the "dsPIC33F/PIC24H Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.

Note:

To access the documents listed below, browse to the documentation section of the dsPIC33FJ256GP710A product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 6. "Interrupts" (DS70184)
- Section 7. "Oscillator" (DS70186)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I2C™)" (DS70195)
- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Section 22. "Direct Memory Access (DMA)" (DS70182)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)

# 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to  $\leq 8$  MHz for start-up with PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

# 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation:
   When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFFF), or maximally negative 9.31 value (0x8000000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).
- Bit 31 Overflow and Saturation:
   When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF), or maximally negative 1.31 value (0x0080000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- Bit 39 Catastrophic Overflow:
   The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

# 3.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct:
   The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

### 3.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.2.4 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

TABLE 4-7: INPUT CAPTURE REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15                   | Bit 14                                             | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8      | Bit 7       | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1    | Bit 0 | All<br>Resets |
|----------|-------------|--------------------------|----------------------------------------------------|--------|--------|--------|--------|-------|------------|-------------|-------|-------|-------|-------|-------|----------|-------|---------------|
| IC1BUF   | 0140        |                          |                                                    |        |        |        |        |       | Input 1 Ca | pture Regis | ter   |       |       |       |       |          |       | xxxx          |
| IC1CON   | 0142        | _                        | _                                                  | ICSIDL | _      | _      | _      | _     | _          | ICTMR       | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC2BUF   | 0144        |                          |                                                    |        |        |        |        |       | Input 2 Ca | pture Regis | ter   |       |       |       |       |          |       | xxxx          |
| IC2CON   | 0146        | _                        | _                                                  | ICSIDL | _      | _      | _      | _     | _          | ICTMR       | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC3BUF   | 0148        |                          | Input 3 Capture Register                           |        |        |        |        |       |            |             |       |       | xxxx  |       |       |          |       |               |
| IC3CON   | 014A        | _                        | ICSIDL   ICM                                       |        |        |        |        |       |            |             |       |       | 0000  |       |       |          |       |               |
| IC4BUF   | 014C        | Input 4 Capture Register |                                                    |        |        |        |        |       |            |             |       |       | xxxx  |       |       |          |       |               |
| IC4CON   | 014E        | _                        | _                                                  | ICSIDL | _      | _      | _      | _     | _          | ICTMR       | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC5BUF   | 0150        |                          |                                                    |        |        |        |        |       | Input 5 Ca | pture Regis | ter   |       |       |       |       |          |       | xxxx          |
| IC5CON   | 0152        | _                        | _                                                  | ICSIDL | _      | _      | _      | _     | _          | ICTMR       | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC6BUF   | 0154        |                          |                                                    |        |        |        |        |       | Input 6 Ca | pture Regis | ter   |       |       |       |       |          |       | xxxx          |
| IC6CON   | 0156        | _                        | _                                                  | ICSIDL | _      | _      | _      | _     | _          | ICTMR       | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC7BUF   | 0158        |                          |                                                    |        |        |        |        |       | Input 7 Ca | pture Regis | ter   |       |       |       |       |          |       | xxxx          |
| IC7CON   | 015A        | _                        | ICSIDL   ICMR   ICI<1:0>   ICOV   ICBNE   ICM<2:0> |        |        |        |        |       |            |             | 0000  |       |       |       |       |          |       |               |
| IC8BUF   | 015C        | Input 8 Capture Register |                                                    |        |        |        |        |       |            |             |       | xxxx  |       |       |       |          |       |               |
| IC8CON   | 015E        | _                        | _                                                  | ICSIDL | _      | _      | _      | _     | _          | ICTMR       | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> | ·     | 0000          |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# 4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.


TBLRDH (Table Read High): In Word mode, it
maps the entire upper word of a program address
(P<23:16>) to a data address. Note that D<15:8>,
the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS



|        | USPIC33FJAAAGPAUDA/AUDA/ATUA |  |  |  |  |  |  |  |  |  |  |
|--------|------------------------------|--|--|--|--|--|--|--|--|--|--|
| NOTES: |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |
|        |                              |  |  |  |  |  |  |  |  |  |  |

### REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

| U-0    | R/W-1 | R/W-0     | R/W-0 | U-0 | R/W-1 | R/W-0       | R/W-0 |
|--------|-------|-----------|-------|-----|-------|-------------|-------|
| _      |       | C1IP<2:0> |       | _   |       | C1RXIP<2:0> |       |
| bit 15 |       |           |       |     |       |             | bit 8 |

| U-0   | R/W-1 | R/W-0       | R/W-0 | U-0 | R/W-1 | R/W-0        | R/W-0 |
|-------|-------|-------------|-------|-----|-------|--------------|-------|
| _     |       | SPI2IP<2:0> |       | _   |       | SPI2EIP<2:0> |       |
| bit 7 |       |             |       |     |       |              | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 C1IP<2:0>: ECAN1 Event Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7 Unimplemented: Read as '0'

bit 6-4 SPI2IP<2:0>: SPI2 Event Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3 Unimplemented: Read as '0'

bit 2-0 **SPI2EIP<2:0>:** SPI2 Error Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

### 7.4 Interrupt Setup Procedures

### 7.4.1 INITIALIZATION

To configure an interrupt source:

- Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

### 7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

### 9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06A/X08A/X10A:

- · FRC Oscillator
- · FRC Oscillator with PLL
- · Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- · Secondary (LP) Oscillator
- · LPRC Oscillator
- · FRC Oscillator with postscaler

### 9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

### 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary

Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06A/X08A/X10A architecture.

Instruction execution speed or device operating frequency, Fcy, is given by:

# EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

### 9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

### **EQUATION 9-2:** Fosc CALCULATION

$$Fosc = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

### REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| IC8MD  | IC7MD | IC6MD | IC5MD | IC4MD | IC3MD | IC2MD | IC1MD |
| bit 15 |       |       |       |       |       |       | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| OC8MD | OC7MD | OC6MD | OC5MD | OC4MD | OC3MD | OC2MD | OC1MD |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 IC8MD: Input Capture 8 Module Disable bit 1 = Input Capture 8 module is disabled 0 = Input Capture 8 module is enabled bit 14 IC7MD: Input Capture 7 Module Disable bit 1 = Input Capture 7 module is disabled 0 = Input Capture 7 module is enabled bit 13 IC6MD: Input Capture 6 Module Disable bit 1 = Input Capture 6 module is disabled 0 = Input Capture 6 module is enabled bit 12 IC5MD: Input Capture 5 Module Disable bit 1 = Input Capture 5 module is disabled 0 = Input Capture 5 module is enabled bit 11 IC4MD: Input Capture 4 Module Disable bit 1 = Input Capture 4 module is disabled 0 = Input Capture 4 module is enabled bit 10 IC3MD: Input Capture 3 Module Disable bit 1 = Input Capture 3 module is disabled 0 = Input Capture 3 module is enabled bit 9 IC2MD: Input Capture 2 Module Disable bit 1 = Input Capture 2 module is disabled 0 = Input Capture 2 module is enabled bit 8 IC1MD: Input Capture 1 Module Disable bit 1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled bit 7 **OC8MD:** Output Compare 8 Module Disable bit 1 = Output Compare 8 module is disabled 0 = Output Compare 8 module is enabled bit 6 **OC7MD:** Output Compare 4 Module Disable bit 1 = Output Compare 7 module is disabled 0 = Output Compare 7 module is enabled bit 5 **OC6MD:** Output Compare 6 Module Disable bit 1 = Output Compare 6 module is disabled 0 = Output Compare 6 module is enabled bit 4 OC5MD: Output Compare 5 Module Disable bit 1 = Output Compare 5 module is disabled 0 = Output Compare 5 module is enabled

Note:

# 13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- · Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- · Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

**Note:** Only Timer2 and Timer3 can trigger a DMA data transfer.

### REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

| R-0 HSC | R-0 HSC | U-0 | U-0 | U-0 | R/C-0 HS | R-0 HSC | R-0 HSC |
|---------|---------|-----|-----|-----|----------|---------|---------|
| ACKSTAT | TRSTAT  | _   | _   | _   | BCL      | GCSTAT  | ADD10   |
| bit 15  |         |     |     |     |          |         | bit 8   |

| R/C-0 HS | R/C-0 HS | R-0 HSC | R/C-0 HSC | R/C-0 HSC | R-0 HSC | R-0 HSC | R-0 HSC |
|----------|----------|---------|-----------|-----------|---------|---------|---------|
| IWCOL    | I2COV    | D_A     | Р         | S         | R_W     | RBF     | TBF     |
| bit 7    |          |         |           |           |         |         | bit 0   |

| Legend:           | U = Unimplemented bit, re | ad as '0'            | C = Clear only bit         |
|-------------------|---------------------------|----------------------|----------------------------|
| R = Readable bit  | W = Writable bit          | HS = Set in hardware | HSC = Hardware set/cleared |
| -n = Value at POR | '1' = Bit is set          | '0' = Bit is cleared | x = Bit is unknown         |

bit 15 ACKSTAT: Acknowledge Status bit

(when operating as I<sup>2</sup>C master, applicable to master transmit operation)

1 = NACK received from slave

0 = ACK received from slave

Hardware set or clear at end of slave Acknowledge.

bit 14 **TRSTAT:** Transmit Status bit (when operating as I<sup>2</sup>C master, applicable to master transmit operation)

1 = Master transmit is in progress (8 bits + ACK)

0 = Master transmit is not in progress

Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.

bit 13-11 **Unimplemented:** Read as '0'

bit 10 BCL: Master Bus Collision Detect bit

1 = A bus collision has been detected during a master operation

0 = No collision

Hardware set at detection of bus collision.

bit 9 GCSTAT: General Call Status bit

1 = General call address was received

0 = General call address was not received

Hardware set when address matches general call address. Hardware clear at Stop detection.

bit 8 ADD10: 10-Bit Address Status bit

1 = 10-bit address was matched

0 = 10-bit address was not matched

Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.

bit 7 IWCOL: Write Collision Detect bit

1 = An attempt to write the I2CxTRN register failed because the I<sup>2</sup>C module is busy

0 = No collision

Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).

bit 6 I2COV: Receive Overflow Flag bit

1 = A byte was received while the I2CxRCV register is still holding the previous byte

0 = No overflow

Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

bit 5 **D\_A:** Data/Address bit (when operating as I<sup>2</sup>C slave)

1 = Indicates that the last byte received was data

0 = Indicates that the last byte received was device address

Hardware clear at device address match. Hardware set by reception of slave byte.

bit 4 **P:** Stop bit

1 = Indicates that a Stop bit has been detected last

0 = Stop bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

### REGISTER 19-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| _      | _   | _   | _   | _   | _   | _   | _     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | R-0 | R-0 | R-0        | R-0 | R-0   |
|-------|-----|-----|-----|-----|------------|-----|-------|
| _     | _   | _   |     |     | DNCNT<4:0> |     |       |
| bit 7 |     |     |     |     |            |     | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4-0 **DNCNT<4:0>:** DeviceNet™ Filter Bit Number bits

11111 = Invalid selection

•

٠

10010 = Invalid selection

10001 = Compare up to data byte 3, bit 6 with EID<17>

•

•

00001 = Compare up to data byte 1, bit 7 with EID<0>

00000 = Do not compare data bytes

### REGISTER 20-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| RSE15  | RSE14 | RSE13 | RSE12 | RSE11 | RSE10 | RSE9  | RSE8  |
| bit 15 |       |       |       |       |       |       | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RSE7  | RSE6  | RSE5  | RSE4  | RSE3  | RSE2  | RSE1  | RSE0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

### REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| TSE15  | TSE14 | TSE13 | TSE12 | TSE11 | TSE10 | TSE9  | TSE8  |
| bit 15 |       |       |       |       |       |       | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TSE7  | TSE6  | TSE5  | TSE4  | TSE3  | TSE2  | TSE1  | TSE0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **TSE<15:0>:** Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

# REGISTER 21-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2) (CONTINUED)

bit 3 SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)

When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0'

1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)

0 = Samples multiple channels individually in sequence

bit 2 ASAM: ADC Sample Auto-Start bit

1 = Sampling begins immediately after last conversion. SAMP bit is auto-set

0 = Sampling begins when SAMP bit is set

bit 1 SAMP: ADC Sample Enable bit

1 = ADC sample/hold amplifiers are sampling0 = ADC sample/hold amplifiers are holding

If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC  $\neq 000$ ,

automatically cleared by hardware to end sampling and start conversion.

bit 0 **DONE:** ADC Conversion Status bit

1 = ADC conversion cycle is completed

0 = ADC conversion not started or in progress

Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

# TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Base<br>Instr<br># | Assembly<br>Mnemonic |        | Assembly Syntax                     | Description                            | # of<br>Words | # of<br>Cycles | Status Flags<br>Affected |
|--------------------|----------------------|--------|-------------------------------------|----------------------------------------|---------------|----------------|--------------------------|
| 29                 | DIV                  | DIV.S  | Wm,Wn                               | Signed 16/16-bit Integer Divide        | 1             | 18             | N,Z,C,OV                 |
|                    |                      | DIV.SD | Wm,Wn                               | Signed 32/16-bit Integer Divide        | 1             | 18             | N,Z,C,OV                 |
|                    |                      | DIV.U  | Wm,Wn                               | Unsigned 16/16-bit Integer Divide      | 1             | 18             | N,Z,C,OV                 |
|                    |                      | DIV.UD | Wm,Wn                               | Unsigned 32/16-bit Integer Divide      | 1             | 18             | N,Z,C,OV                 |
| 30                 | DIVF                 | DIVF   | Wm,Wn                               | Signed 16/16-bit Fractional Divide     | 1             | 18             | N,Z,C,OV                 |
| 31                 | DO                   | DO     | #lit14,Expr                         | Do code to PC + Expr, lit14 + 1 times  | 2             | 2              | None                     |
|                    |                      | DO     | Wn,Expr                             | Do code to PC + Expr, (Wn) + 1 times   | 2             | 2              | None                     |
| 32                 | ED                   | ED     | Wm*Wm,Acc,Wx,Wy,Wxd                 | Euclidean Distance (no accumulate)     | 1             | 1              | OA,OB,OAB,<br>SA,SB,SAB  |
| 33                 | EDAC                 | EDAC   | Wm*Wm,Acc,Wx,Wy,Wxd                 | Euclidean Distance                     | 1             | 1              | OA,OB,OAB,<br>SA,SB,SAB  |
| 34                 | EXCH                 | EXCH   | Wns,Wnd                             | Swap Wns with Wnd                      | 1             | 1              | None                     |
| 35                 | FBCL                 | FBCL   | Ws,Wnd                              | Find Bit Change from Left (MSb) Side   | 1             | 1              | С                        |
| 36                 | FF1L                 | FF1L   | Ws,Wnd                              | Find First One from Left (MSb) Side    | 1             | 1              | С                        |
| 37                 | FF1R                 | FF1R   | Ws,Wnd                              | Find First One from Right (LSb) Side   | 1             | 1              | С                        |
| 38                 | GOTO                 | GOTO   | Expr                                | Go to address                          | 2             | 2              | None                     |
|                    |                      | GOTO   | Wn                                  | Go to indirect                         | 1             | 2              | None                     |
| 39                 | INC                  | INC    | f                                   | f = f + 1                              | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC    | f,WREG                              | WREG = f + 1                           | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC    | Ws,Wd                               | Wd = Ws + 1                            | 1             | 1              | C,DC,N,OV,Z              |
| 40                 | INC2                 | INC2   | f                                   | f = f + 2                              | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC2   | f,WREG                              | WREG = f + 2                           | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC2   | Ws,Wd                               | Wd = Ws + 2                            | 1             | 1              | C,DC,N,OV,Z              |
| 41                 | IOR                  | IOR    | f                                   | f = f .IOR. WREG                       | 1             | 1              | N,Z                      |
|                    |                      | IOR    | f,WREG                              | WREG = f .IOR. WREG                    | 1             | 1              | N,Z                      |
|                    |                      | IOR    | #lit10,Wn                           | Wd = lit10 .IOR. Wd                    | 1             | 1              | N,Z                      |
|                    |                      | IOR    | Wb, Ws, Wd                          | Wd = Wb .IOR. Ws                       | 1             | 1              | N,Z                      |
|                    |                      | IOR    | Wb,#lit5,Wd                         | Wd = Wb .IOR. lit5                     | 1             | 1              | N,Z                      |
| 42                 | LAC                  | LAC    | Wso,#Slit4,Acc                      | Load Accumulator                       | 1             | 1              | OA,OB,OAB,<br>SA,SB,SAB  |
| 43                 | LNK                  | LNK    | #lit14                              | Link Frame Pointer                     | 1             | 1              | None                     |
| 44                 | LSR                  | LSR    | f                                   | f = Logical Right Shift f              | 1             | 1              | C,N,OV,Z                 |
|                    |                      | LSR    | f,WREG                              | WREG = Logical Right Shift f           | 1             | 1              | C,N,OV,Z                 |
|                    |                      | LSR    | Ws,Wd                               | Wd = Logical Right Shift Ws            | 1             | 1              | C,N,OV,Z                 |
|                    |                      | LSR    | Wb, Wns, Wnd                        | Wnd = Logical Right Shift Wb by Wns    | 1             | 1              | N,Z                      |
|                    |                      | LSR    | Wb,#lit5,Wnd                        | Wnd = Logical Right Shift Wb by lit5   | 1             | 1              | N,Z                      |
| 45                 | MAC                  | MAC    | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd<br>,<br>AWB | Multiply and Accumulate                | 1             | 1              | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | MAC    | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd             | Square and Accumulate                  | 1             | 1              | OA,OB,OAB,<br>SA,SB,SAB  |
| 46                 | MOV                  | MOV    | f,Wn                                | Move f to Wn                           | 1             | 1              | None                     |
|                    |                      | MOV    | f                                   | Move f to f                            | 1             | 1              | None                     |
|                    |                      | MOV    | f,WREG                              | Move f to WREG                         | 1             | 1              | N,Z                      |
|                    |                      | MOV    | #lit16,Wn                           | Move 16-bit literal to Wn              | 1             | 1              | None                     |
|                    |                      | MOV.b  | #lit8,Wn                            | Move 8-bit literal to Wn               | 1             | 1              | None                     |
|                    |                      | MOV    | Wn,f                                | Move Wn to f                           | 1             | 1              | None                     |
|                    |                      | MOV    | Wso, Wdo                            | Move Ws to Wd                          | 1             | 1              | None                     |
|                    |                      | MOV    | WREG, f                             | Move WREG to f                         | 1             | 1              | None                     |
|                    |                      | MOV.D  | Wns, Wd                             | Move Double from W(ns):W(ns + 1) to Wd | 1             | 2              | None                     |
|                    |                      | MOV.D  | Ws, Wnd                             | Move Double from Ws to W(nd + 1):W(nd) | 1             | 2              | None                     |
| 47                 | MOVSAC               | MOVSAC | Acc, Wx, Wxd, Wy, Wyd, AWB          | Prefetch and store accumulator         | 1             | 1              | None                     |

FIGURE 25-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 25-30: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS

| AC CHA       | RACTERIST             | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended |     |                    |     |       |                                      |  |
|--------------|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------|-----|-------|--------------------------------------|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>                                                                                                                                                                                                                    | Min | Typ <sup>(2)</sup> | Max | Units | Conditions                           |  |
| SP10         | TscP                  | Maximum SCK Frequency                                                                                                                                                                                                                            | _   | _                  | 10  | MHz   | See Note 3                           |  |
| SP20         | TscF                  | SCKx Output Fall Time                                                                                                                                                                                                                            | _   | _                  | _   | ns    | See parameter DO32 and <b>Note 4</b> |  |
| SP21         | TscR                  | SCKx Output Rise Time                                                                                                                                                                                                                            | _   | _                  | _   | ns    | See parameter DO31 and <b>Note 4</b> |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time                                                                                                                                                                                                                       | _   | _                  | _   | ns    | See parameter DO32 and <b>Note 4</b> |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time                                                                                                                                                                                                                       | _   | _                  | _   | ns    | See parameter DO31 and <b>Note 4</b> |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge                                                                                                                                                                                                           | _   | 6                  | 20  | ns    | _                                    |  |
| SP36         | TdoV2sc,<br>TdoV2scL  | SDOx Data Output Setup to First SCKx Edge                                                                                                                                                                                                        | 30  | _                  | _   | ns    | _                                    |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge                                                                                                                                                                                                       | 30  | _                  | _   | ns    | _                                    |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge                                                                                                                                                                                                        | 30  | _                  | _   | ns    | _                                    |  |

Note 1: These parameters are characterized, but are not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- 3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

# TABLE 26-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

| AC CHARACTERISTICS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +150^{\circ}\text{C}$ for High Temperature |                                                               |                                 |          |      |     |      | ted)         |  |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|---------------------------------|----------|------|-----|------|--------------|--|--|
| Param<br>No.                                                                                                                                                                                     | Symbol   Characteristic   Min   Ivn   Max   Units   Condition |                                 |          |      |     |      | Conditions   |  |  |
|                                                                                                                                                                                                  |                                                               | Clock                           | k Parame | ters |     |      |              |  |  |
| HAD50                                                                                                                                                                                            | TAD                                                           | ADC Clock Period <sup>(1)</sup> | 147      | _    | _   | ns   | <del>_</del> |  |  |
| Conversion Rate                                                                                                                                                                                  |                                                               |                                 |          |      |     |      |              |  |  |
| HAD56                                                                                                                                                                                            | FCNV                                                          | Throughput Rate <sup>(1)</sup>  |          | _    | 400 | Ksps | <u>—</u>     |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.


# TABLE 26-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

|                                                                                                               | AC<br>TERISTICS                                        |                                 | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +150^{\circ}\text{C}$ for High Temperature |      |            |    |   |  |  |  |
|---------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------------|----|---|--|--|--|
| Param No.         Symbol         Characteristic         Min         Typ         Max         Units         Con |                                                        |                                 |                                                                                                                                                                               |      | Conditions |    |   |  |  |  |
|                                                                                                               |                                                        | Cloc                            | k Parame                                                                                                                                                                      | ters |            |    |   |  |  |  |
| HAD50                                                                                                         | TAD                                                    | ADC Clock Period <sup>(1)</sup> | 104                                                                                                                                                                           | _    | _          | ns | _ |  |  |  |
|                                                                                                               | Conversion Rate                                        |                                 |                                                                                                                                                                               |      |            |    |   |  |  |  |
| HAD56                                                                                                         | D56 FCNV Throughput Rate <sup>(1)</sup> — — 800 Ksps — |                                 |                                                                                                                                                                               |      |            |    |   |  |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | N   | <b>IILLIMETER</b> | S        |      |
|--------------------------|-----|-------------------|----------|------|
| Dimension                | MIN | NOM               | MAX      |      |
| Contact Pitch            | Е   |                   | 0.50 BSC |      |
| Contact Pad Spacing      | C1  |                   | 13.40    |      |
| Contact Pad Spacing      | C2  |                   | 13.40    |      |
| Contact Pad Width (X80)  | X1  |                   |          | 0.30 |
| Contact Pad Length (X80) | Y1  |                   |          | 1.50 |
| Distance Between Pads    | G   | 0.20              |          |      |

# Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B

### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units     |          |           |      |  |
|--------------------------|-----------|----------|-----------|------|--|
| Dimension                | on Limits | MIN      | NOM       | MAX  |  |
| Number of Leads          | N         |          | 100       |      |  |
| Lead Pitch               | е         |          | 0.50 BSC  |      |  |
| Overall Height           | Α         | _        | _         | 1.20 |  |
| Molded Package Thickness | A2        | 0.95     | 1.00      | 1.05 |  |
| Standoff                 | A1        | 0.05     | _         | 0.15 |  |
| Foot Length              | L         | 0.45     | 0.60      | 0.75 |  |
| Footprint                | L1        | 1.00 REF |           |      |  |
| Foot Angle               | ф         | 0°       | 3.5°      | 7°   |  |
| Overall Width            | Е         |          | 16.00 BSC |      |  |
| Overall Length           | D         |          | 16.00 BSC |      |  |
| Molded Package Width     | E1        |          | 14.00 BSC |      |  |
| Molded Package Length    | D1        |          | 14.00 BSC |      |  |
| Lead Thickness           | С         | 0.09     | _         | 0.20 |  |
| Lead Width               | b         | 0.17     | 0.22      | 0.27 |  |
| Mold Draft Angle Top     | α         | 11°      | 12°       | 13°  |  |
| Mold Draft Angle Bottom  | β         | 11°      | 12°       | 13°  |  |

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B