

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp306a-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

### 2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0** "**Electrical Characteristics**" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2 "On-Chip Voltage Regulator"** for details.

### 2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:

- Device Reset
- · Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{MCLR}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 3 or MPLAB REAL ICE<sup>TM</sup>.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB<sup>®</sup> ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

### 2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





IADEE 4	-7. 1																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	apture Regis	ter							xxxx
IC1CON	0142	—	-	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144		Input 2 Capture Register										xxxx					
IC2CON	0146	—	—	ICSIDL	_	—	_	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148		Input 3 Capture Register x:									xxxx						
IC3CON	014A	—	—	ICSIDL	_	—	_	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C		Input 4 Capture Register								xxxx							
IC4CON	014E	—	-	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	apture Regis	ter							XXXX
IC5CON	0152	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	apture Regis	ter							xxxx
IC6CON	0156	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	apture Regis	ter							XXXX
IC7CON	015A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	apture Regis	ter							xxxx
IC8CON	015E	—	—	ICSIDL	_	—	-	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
Legend:	nd: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.																	

#### TABLE 4-7: INPUT CAPTURE REGISTER MAP

dsPIC33FJXXXGPX06A/X08A/X10A

### TABLE 4-17: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	- AMODE<1:0> MODE<1:0>						0000	
DMA0REQ	0382	FORCE	—	—		_	—		—	—			I	RQSEL<6:0	>			0000
DMA0STA	0384								S	STA<15:0>								0000
DMA0STB	0386								S	STB<15:0>								0000
DMA0PAD	0388		_	-			-		F	PAD<15:0>								0000
DMA0CNT	038A	—	—	_	—		—					CN	<9:0>					0000
DMA1CON	038C	CHEN	CHEN SIZE DIR HALF NULLW - - - - AMODE<1:0> - - MODE<1:0> 0								0000							
DMA1REQ	038E	FORCE	FORCE IRQSEL<6:0>									0000						
DMA1STA	0390		STA<15:0> 0'										0000					
DMA1STB	0392		STB<15:0> 0										0000					
DMA1PAD	0394		PAD<15:0> 0									0000						
DMA1CNT	0396	—	<u> </u>							0000								
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—		AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	—	_	—	—	—	—	—	_				RQSEL<6:0	>			0000
DMA2STA	039C	STA<15:0>									0000							
DMA2STB	039E	STB<15:0>										0000						
DMA2PAD	03A0	PAD<15:0>									0000							
DMA2CNT	03A2	—	—	—	—		—					CN	<9:0>			-		0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—		AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	—	_	—	—	—	—	—	_				RQSEL<6:0	>			0000
DMA3STA	03A8								S	STA<15:0>								0000
DMA3STB	03AA								S	STB<15:0>								0000
DMA3PAD	03AC			-			-		F	PAD<15:0>								0000
DMA3CNT	03AE	—	—	—	—		—					CN	<9:0>			-		0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—		AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	—	_	—	—	—	_	—	_			I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	STA<15:0>								0000
DMA4STB	03B6								S	STB<15:0>								0000
DMA4PAD	03B8								F	PAD<15:0>								0000
DMA4CNT	03BA	—	—	_	—		—					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—		AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	FORCE - - - - IRQSEL<6:0> 00									0000						
DMA5STA	03C0								S	STA<15:0>								0000
DMA5STB	03C2								S	STB<15:0>								0000
DMA5PAD	03C4		PAD<15:0> 000										0000					

© 2009-2012 Microchip Technology Inc.

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70593D-page 56

	-0.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF10EID	056A				EID<	15:8>					EID<7:0>							xxxx
C2RXF11SID	056C		SID<10:3>							SID<2:0> — EXIDE — EID<17:16>					17:16>	xxxx		
C2RXF11EID	056E		EID<15:8>							EID<7:0>						xxxx		
C2RXF12SID	0570		SID<10:3>							SID<2:0> — EXIDE — EID<					EID<'	17:16>	xxxx	
C2RXF12EID	0572		EID<15:8>									EID	<7:0>				xxxx	
C2RXF13SID	0574				SID<	10:3>					SID<2:0> — EXIDE — EID				EID<	17:16>	xxxx	
C2RXF13EID	0576				EID<	15:8>				EID<7:0>						xxxx		
C2RXF14SID	0578				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<'	17:16>	xxxx
C2RXF14EID	057A				EID<	15:8>							EID	<7:0>				xxxx
C2RXF15SID	057C		SID<10:3>								SID<2:0>			EXIDE	_	EID<	17:16>	xxxx
C2RXF15EID	057E		EID<15:8>							EID<7:0>						xxxx		

#### TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY (CONTINUED)

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



### TABLE 4-36: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norm	al Addres	S			Bit-Rev	ersed Ad	dress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

### 7.3 Interrupt Control and Status Registers

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

REGISTER 7	-33: INTTR	EG: INTERRU	JPT CONT	ROL AND ST	ATUS REGIS	TER	
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	_	—			ILR<	<3:0>	
bit 15		•					bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at F	n = Value at POR '1' = Bit is set				ared	x = Bit is unkr	iown
bit 15-12	Unimplemer	ted: Read as '0	3				
bit 11-8	ILR<3:0>: No	ew CPU Interrup	t Priority Lev	vel bits			
	1111 <b>= CPU</b>	Interrupt Priority	/ Level is 15				
	•						
	•						
	0001 = CPU	Interrupt Priority	/ Level is 1				
	0000 = CPU	Interrupt Priority	Level is 0				
bit 7	Unimplemer	ted: Read as '0	,				
bit 6-0	VECNUM<6:	0>: Vector Numl	ber of Pendi	ing Interrupt bits			
	0111111 <b>=  </b>	nterrupt Vector p	ending is nu	umber 135			
	•		C C				
	•						
	•	nterrunt Vector n	ondina is nu	umber 0			
	0000001 = 1	menupi vector p	renaing is ht				

0000000 = Interrupt Vector pending is number 8

### 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

### TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE <sup>(1)</sup>	—	—	_	—	—	—	—	
bit 15	•	•				•	bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	IRQSEL6(2)	IRQSEL5(2)	IRQSEL4(2)	IRQSEL3(2)	IRQSEL2 <sup>(2)</sup>	IRQSEL1(2)	IRQSEL0(2)	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15	FORCE: Force	e DMA Transfe	er bit <sup>(1)</sup>					
	1 = Force a si	ingle DMA tran	sfer (Manual r	mode)				
	0 = Automatic	: DMA transfer	initiation by D	MA request				
bit 14-7	Unimplemen	ted: Read as '	0'					
bit 6-0	IRQSEL<6:0>	-: DMA Periphe	eral IRQ Num	ber Select bits	(2)			
	1111111 <b>= D</b>	MAIRQ127 sel	lected to be C	hannel DMARI	EQ			
	•							
	•							
	•							
	0000000 = DN	MAIRQ0 select	ed to be Chan	nel DMAREQ				

#### REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
  - 2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

**EQUATION 9-3:** 

**XT WITH PLL MODE** 

= 40 MIPS

**EXAMPLE** 

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left( \frac{10000000 \cdot 32}{2 \cdot 2} \right)$ 

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz range needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

### FIGURE 9-2: dsPIC33FJXXXGPX06A/X08A/X10A PLL BLOCK DIAGRAM



### TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	—
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	—
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

### **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup>

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-v	R/W-v					
_		COSC<2:0>	-	_	,	NOSC<2:0> <sup>(2)</sup>	,					
bit 15							bit 8					
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0					
CLKLOC	к —	LOCK	_	CF	<u> </u>	LPOSCEN	OSWEN					
bit 7							bit 0					
Levende			fram Canfigur	ration hita an D			and thit					
D - Doode	bla bit	y = value set	hit		'UR montod hit, road		only bit					
		$41^{\circ}$ = Rit is set	DIL	$0^{\circ} = 0$	mented bit, read	uas u v - Ritis unkno	WD					
		I - DILIS SEL			aleu		VVII					
bit 15	Unimplemen	ted: Read as '	D <b>'</b>									
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only	()							
	111 = Fast R	C oscillator (FF	RC) with Divid	le-bv-N								
	110 = Fast R	C oscillator (FF	RC) with Divid	le-by-16								
	101 = Low-Po	ower RC oscilla	tor (LPRC)	<b>,</b> -								
	100 = Second	dary oscillator (	Sosc)									
	011 = Primary	y oscillator (XT	HS, EC) with	h PLL								
	010 = Primary	y oscillator (XT	HS, EC)									
	001 = Fast R	C Oscillator (FI	RC) with Divid	de-by-N and PL	L (FRCDIVN +	PLL)						
hit 11		tod. Bood on "	, ,									
		Unimplemented: Read as 10										
DIL IU-O	<b>INCOLOR:</b> New Oscillator Selection Direction by N $111 = \text{Fast PC}$ oscillator (EPC) with Divide by N											
	111 - Fast R(	C oscillator (FF	C) with Divid	le-by-in le-by-16								
	101 = 1  ow-Pc	ower RC oscilla	tor (I PRC)									
	100 = Second	dary oscillator (	Sosc)									
	011 = Primary	y oscillator (XT	HS, EC) with	h PLL								
	010 = Primary	y oscillator (XT	HS, EC)									
	001 = Fast R	C Oscillator (FI	RC) with Divid	de-by-N and Pl	_L (FRCDIVN +	PLL)						
hit 7		C OSCIIIAIOI (FF	(C) bla hit									
	1 = If  (FCKS)	M0 = 1) then c	lock and PLI	configurations	are locked							
	If (FCKS	M0 = 1), then a $M0 = 0$ ). then a	lock and PLL	. configurations	s may be modifi	ed						
	0 = Clock and	d PLL selectior	is are not loc	ked, configurat	ions may be mo	odified						
bit 6	Unimplemen	ted: Read as '	כ'									
bit 5	LOCK: PLL L	ock Status bit (	read-only)									
	1 = Indicates	that PLL is in I	ock, or PLL s	start-up timer is	satisfied	is disabled						
hit 4		ted: Read as '	י טו וטכא, אנמו נ ז'									
hit 3	CF: Clock Fai	il Detect hit (re:	, ad/clear by ar	onlication)								
bit 0	1 = FSCM ha	as detected clo	nk failura	oplication)								
	0 = FSCM ha	as not detected	clock failure									
bit 2	Unimplemen	ted: Read as '	כי									
Note 1:	Writes to this regis	ter require an ι Η Family Refor	Inlock sequel	nce. Refer to <b>S</b> "for details	ection 7. "Osc	illator" (DS7018	6) in the					
2.	Direct clock switch	es between an	v primary oso	illator mode wit	th PLL and FRC	PII mode are no	t permitted					
۷.	This applies to cloc	ck switches in e	either directio	n. In these inst	ances, the appl	ication must swite	ch to FRC					
	mode as a transitio	on clock source	between the	two PLL mode	es.		-					

3: This is register is reset only on a Power-on Reset (POR).

NOTES:

### FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
_	WAKFIL	_	_	_		SEG2PH<2:0>				
bit 15							bit			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM		SEG1PH<2:0	>		PRSEG<2:0>				
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	l as '0'					
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
L:4 / F		tod. Dood oo	0							
		le et OAN hurs	U							
DIT 14	WAKFIL: Se	elect CAN bus I		vake-up bit						
	1 = 0 Se CAN 0 = CAN bus	line filter is no	t used for wake	e-up						
bit 13-11	Unimplemen	ted: Read as	0'							
bit 10-8	SEG2PH<2:0	>: Phase Buf	fer Segment 2	bits						
	111 = Length	i is 8 x Tq	0							
	000 = Length	i is 1 x Tq								
oit 7	SEG2PHTS:	Phase Segme	ent 2 Time Sel	ect bit						
	1 = Freely pro	ogrammable								
	0 = Maximum	n of SEG1PH b	its or Informat	ion Processing	Time (IPT), wh	nichever is grea	iter			
bit 6	SAM: Sampl	le of the CAN t	bus Line bit							
	$\perp$ = Bus line is 0 = Bus line is	s sampled thre	e times at the e at the sampl	sample point						
bit 5-3	SEG1PH<2:0	<b>)&gt;:</b> Phase Buf	fer Seament 1	bits						
	111 = Length	is 8 x Tq								
	000 = Length	is 1 x Tq								
oit 2-0	PRSEG<2:0>	-: Propagation	Time Segmei	nt bits						
	111 = Length is 8 x TQ									
	000 = Length	i is 1 x Tq								

### 22.5 JTAG Interface

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

### 22.6 Code Protection and CodeGuard™ Security

The dsPIC33F product families offer the advanced implementation of CodeGuard<sup>™</sup> Security. CodeGuard<sup>™</sup> Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) in the "dsPIC33F/ PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard™ Security.

### 22.7 In-Circuit Serial Programming

dsPIC33FJXXXGPX06A/X08A/X10A family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

#### 22.8 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{MCLR}$ , VDD, Vss and the PGEDx/PGECx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note:	For more de	etails on the	instruction set,
	refer to th	e "16-bit N	ICU and DSC
	Programmer	's Refere	nce Manual"
	(DS70157).		

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

### TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO10	Vol	Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	$IOL \leq 3 \; mA, \; VDD = 3.3 V$
		Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	IOL $\leq$ 6 mA, VDD = 3.3V
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Iol $\leq$ 10 mA, Vdd = 3.3V
DO20	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	$IOL \ge -3 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	$IOL \ge -6 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	$IOL \ge -10$ mA, VDD = 3.3V
DO20A	Voh1	Output High Voltage I/O Pins:	1.5	_	_	v	IOH ≥ -6 mA, VDD = 3.3V See <b>Note 1</b>
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_		IOH ≥ -5 mA, VDD = 3.3V See <b>Note 1</b>
			3.0		_		$IOH \ge -2 \text{ mA}, \text{ VDD} = 3.3 \text{V}$ See <b>Note 1</b>
		Output High Voltage 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	1.5		_	V	IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>
			2.0	_	_		IOH ≥ -11 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO, RC15	1.5	_	_	V	IOH ≥ -16 mA, VDD = 3.3V See <b>Note 1</b>
			2.0	_	_		IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>
			3.0				IOH ≥ -4 mA, VDD = 3.3V See <b>Note 1</b>

#### TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

### FIGURE 25-8: OC/PWM MODULE TIMING CHARACTERISTICS



### TABLE 25-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	_	_	Tcy+20	ns	_	
OC20	TFLT	Fault Input Pulse-Width	Tcy+20		_	ns	—	

**Note 1:** These parameters are characterized but not tested in manufacturing.

### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B