

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp706at-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Pin Diagrams (Continued)**



IADLL	4-0.	I I I VI L																
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100	Timer1 Register 000/											0000					
PR1	0102		Period Register 1 FFFF										FFFF					
T1CON	0104	TON	_	TSIDL		_	—	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106		Timer2 Register 0000															
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)															
TMR3	010A		Timer3 Register 0000															
PR2	010C	Period Register 2 FFFF																
PR3	010E	Period Register 3 FFFF																
T2CON	0110	TON	—	TSIDL		_	_	—	—	—	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL		_	—	—	—	—	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR4	0114	Timer4 Register 0000																
TMR5HLD	0116	Timer5 Holding Register (for 32-bit operations only)       xxxx																
TMR5	0118	Timer5 Register 0000																
PR4	011A	Period Register 4 FFFF																
PR5	011C	Period Register 5 FFFF																
T4CON	011E	TON	—	TSIDL	_	—	—	—	—	—	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T5CON	0120	TON	—	TSIDL	_	—	—	—	—	—	TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR6	0122								Timer6	Register								0000
TMR7HLD	0124							Timer7 Hold	ling Register	(for 32-bit o	perations onl	y)						xxxx
TMR7	0126								Timer7	Register								0000
PR6	0128								Period I	Register 6								FFFF
PR7	012A			_					Period I	Register 7	_							FFFF
T6CON	012C	TON	_	TSIDL	_	_	—				TGATE	TCKP	S<1:0>	T32	—	TCS	_	0000
T7CON	012E	TON	—	TSIDL	_	_	—	_	_	_	TGATE	TCKP	S<1:0>	—		TCS	—	0000
TMR8	0130								Timer8	Register								0000
TMR9HLD	0132							Timer9 Hold	ling Register	(for 32-bit o	perations onl	y)						xxxx
TMR9	0134								Timer9	Register								0000
PR8	0136								Period I	Register 8								FFFF
PR9	0138								Period I	Register 9								FFFF
T8CON	013A	TON	—	TSIDL		_	—	—	_	—	TGATE	TCKP	S<1:0>	T32	—	TCS	_	0000
T9CON	013C	TON	_	TSIDL	_	_	—	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000

### TABLE 4-6: TIMER REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJXXXGPX06A/X08A/X10A

## 5.2 RTSP Operation

The dsPIC33FJXXXGPX06A/X08A/X10A Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 illustrates typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

### EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm 5\%$ . If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

### EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

The maximum row write time is equal to Equation 5-3.

#### EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

## 5.4 Control Registers

The two SFRs that are used to read and write the program Flash memory are:

NVMCON: Flash Memory Control Register

#### • NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

## **REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 0 **POR:** Power-on Reset Flag bit
  - 1 = A Power-on Reset has occurred
  - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
  - **3:** For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

### REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled
- bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 0 SPI2EIE: SPI2 Error Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		U1RXIP<2:0>		—		SPI1IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		SPI1EIP<2:0>		—		T3IP<2:0>						
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own					
bit 15	Unimplem	ented: Read as '0	)' • • •									
bit 14-12	U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits											
	111 = Inter •	rupt is priority 7 (r	lignest priori	ity interrupt)								
	•											
	•											
	001 = Inter	rupt is priority 1	phlod									
bit 11		anted: Pead as '	ableu v									
bit 10_8		SPI1 Event Int	, orrunt Priori	ty hite								
bit 10-0	111 = Interrupt is priority 7 (highest priority interrupt)											
	•		ingineer priori									
	•											
	• 001 - Intor	rupt is priority 1										
	001 - Inter	rupt is priority i rupt source is disa	abled									
bit 7	Unimplem	ented: Read as '0	)'									
bit 6-4	SPI1EIP<2:0>: SPI1 Error Interrupt Priority bits											
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)								
	•											
	•											
	001 <b>= Inte</b> r	rupt is priority 1										
	000 = Inter	rupt source is disa	abled									
bit 3	Unimplem	ented: Read as '0	)'									
bit 2-0	T3IP<2:0>:	: Timer3 Interrupt	Priority bits									
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)								
	•											
	•											
	001 = Inter	rrupt is priority 1										
	000 = Inter	rupt source is disa	abled									

~ . ....

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0						
—		CNIP<2:0>											
oit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		MI2C1IP<2:0>				SI2C1IP<2:0>							
bit 7							bit 0						
l agand:													
R = Readab	le bit	W = Writable I	oit	U = Unimplei	mented bit. rea	ad as '0'							
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown						
bit 15	Unimplem	ented: Read as '0	)'										
bit 14-12	CNIP<2:0>	CNIP<2:0>: Change Notification Interrupt Priority bits											
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
	• 001 = Inter	runt is priority 1											
	000 = Inter	rupt source is disa	abled										
bit 11-7	Unimplem	ented: Read as '(	)'										
bit 6-4	MI2C1IP<2	:0>: 12C1 Master	Events Inter	rupt Priority bit	5								
	111 = Inter	111 = Interrupt is priority 7 (highest priority interrupt)											
	•												
	•												
	•												
	001 = Inter 000 = Inter	rupt is priority 1 rupt source is disa	abled										
bit 3	Unimplem	ented: Read as '0	)'										
bit 2-0	SI2C1IP<2	:0>: I2C1 Slave E	vents Interru	upt Priority bits									
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)									
	•												
	•												
	• 001 - Intor	rupt is priority 1											
	001 - inter	rupt is priority 1	phlod										

VAANTDAL DEALATED (

-- -

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		C1IP<2:0>		—		C1RXIP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		SPI2IP<2:0>				SPI2EIP<2:0>						
bit 7							bit 0					
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk							own					
bit 15	Unimpleme	ented: Read as '0	)'									
bit 14-12	C1IP<2:0>: ECAN1 Event Interrupt Priority bits											
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)								
	•											
	•											
		rupt is priority 1	ablad									
bit 11		upt source is dis	ableu									
			j ivo Doto Bo	adv Interrupt D	riarity bita							
DIL TU-O	111 = Interrupt is priority 7 (highest priority interrupt)											
	•	upt is priority 7 (i	lightest phon	ity interrupt)								
	•											
	• 001 <b>– Inter</b>	• 001 – Interruptic priority 1										
	001 = Interrupt is priority i 000 = Interrupt source is disabled											
bit 7	Unimpleme	ented: Read as '(	)'									
bit 6-4	SPI2IP<2:0	SPI2IP<2:0>: SPI2 Event Interrupt Priority bits										
	111 = Interr	rupt is priority 7 (ł	nighest prior	ity interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
	000 = Interr	rupt source is disa	abled									
bit 3	Unimpleme	ented: Read as 'o	)'									
bit 2-0	SPI2EIP<2:	SPI2EIP<2:0>: SPI2 Error Interrupt Priority bits										
	111 = Interr	rupt is priority 7 (h	nighest prior	ity interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
	000 = Interr	rupt source is disa	abled									

REGISTER	7-31: IPC16	: INTERRUPT	PRIORITY		REGISTER 1	6					
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_		—		—		U2EIP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_		U1EIP<2:0>		_	_		_				
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'					
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-11 bit 10-8	<ul> <li>15-11 Unimplemented: Read as '0'</li> <li>10-8 U2EIP&lt;2:0&gt;: UART2 Error Interrupt Priority bits         <ul> <li>111 = Interrupt is priority 7 (highest priority interrupt)</li> <li>.</li> </ul> </li> </ul>										
	• 001 = Interru 000 = Interru	• 001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 7	Unimplemen	ted: Read as '	)'								
bit 6-4	U1EIP<2:0>: 111 = Interru	UART1 Error In pt is priority 7 (I	nterrupt Prio nighest prior	rity bits ity interrupt)							

### bit 3-0 Unimplemented: Read as '0'

<b>REGISTER 8</b>	-8: DMAC	3: DMACS1: DMA CONTROLLER STATUS REGISTER 1											
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1						
_	—	_			LSTC	H<3:0>							
bit 15							bit 8						
DA	DA	D 0	DA	DA	DA	D 0	DA						
	R-U DDST6	R-U DDST5	R-U	R-U DDST2	R-U DDST2								
hit 7	FF310	FF315	FF314	FF313	FF312	FF311	hit 0						
Sit 1							bit 0						
Legend:													
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own						
bit 15-12	Unimplemen	ted: Read as '(	ז'										
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active I	oits									
	1111 <b>= No D</b>	MA transfer has	s occurred sir	ice system Res	set								
	1110-1000 =	Reserved											
	0111 = Last 0	data transfer wa data transfer wa	as by DMA Cr as by DMA Cr	nannel 7 nannel 6									
	0101 = Last o	data transfer wa	as by DMA Ch	nannel 5									
	0100 = Last o	data transfer wa	as by DMA Ch	nannel 4									
	0011 = Last c	data transfer wa data transfer wa	as by DMA Cl as by DMA Cl	nannel 3 nannel 2									
	0001 = Last o	data transfer wa	as by DMA Ch	nannel 1									
	0000 = Last data transfer was by DMA Channel 0												
bit 7	PPST7: Char	nnel 7 Ping-Por	ig Mode Statu	is Flag bit									
	1 = DMA7STI 0 = DMA7STA	B register selec A register selec	ted ted										
bit 6	PPST6: Char	nnel 6 Ping-Por	ig Mode Statu	is Flag bit									
	1 = DMA6STI 0 = DMA6STA	B register selec A register selec	ted ted										
bit 5	PPST5: Char	nnel 5 Ping-Por	ig Mode Statu	is Flag bit									
	1 = DMA5STI	B register selec	ted										
bit 4	0 = DIMA5517	A register selec	ieu na Mode Stati	ıs Elaq bit									
bit 4	1 = DMA4STI	R register selec	ted	is riag bit									
	0 = DMA4STA	A register selec	ted										
bit 3	PPST3: Char	nnel 3 Ping-Por	ig Mode Statu	is Flag bit									
	1 = DMA3STI 0 = DMA3STA	B register selec A register selec	ted ted										
bit 2	PPST2: Char	nnel 2 Ping-Por	g Mode Statu	is Flag bit									
	1 = DMA2STI 0 = DMA2STA	B register select A register select	ted ted										
bit 1	PPST1: Char	nnel 1 Ping-Por	ig Mode Statu	is Flag bit									
	1 = DMA1STI	B register selec	ted										
	0 = DMA1STA	A register selec	ted										
bit 0	PPST0: Char	nel 0 Ping-Por	ig Mode Statu	is Flag bit									
	1 = DMA0STI 0 = DMA0STA	B register selec A register selec	ted ted										

## 10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in "dsPIC33F/PIC24H Familv the Reference Manual", which is available the site from Microchip web (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

### 10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

### 10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

### 10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP\_MODE; Put the device into SLEEP modePWRSAV#IDLE\_MODE; Put the device into IDLE mode

### 10.2.2 IDLE MODE

Idle mode has these features:

- The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

### 10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLK-DIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

## 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

**Note:** If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

NOTES:

## REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
  - **3:** This bit must be cleared when FRMEN = 1.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0					
_	—	—	_	BLEN	l<1:0>	_	COFSG3					
bit 15							bit 8					
DAALO					DAMO							
R/W-U		R/W-U	0-0	R/W-U	R/W-U	R/W-U	R/W-U					
hit 7	COF3G<2.0>		_		VV3.	<3.0>	hit (					
							Dit C					
Legend:												
R = Readabl	le bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown					
bit 15-12	Unimplement	ted: Read as 'o	)'									
bit 11-10	BLEN<1:0>: 8	Buffer Length C	ontrol bits									
	11 = Four data	a words will be	buffered bet	tween interrupts								
	10 <b>= Three da</b>	10 = Three data words will be buffered between interrupts										
	01 = Two data	a words will be	buffered bet	ween interrupts								
	00 = One data word will be buffered between interrupts											
bit 9	Unimplement	ted: Read as '0	)'									
bit 8-5	COFSG<3:0>	: Frame Sync (	Generator C	ontrol bits								
	1111 <b>= Data f</b>	rame has 16 w	ords									
	•											
	•											
	0010 <b>= Data f</b>	rame has 3 wo	rds									
	0001 = Data f	rame has 2 wo	rds									
	0000 <b>= Data f</b>	rame has 1 wo	rd									
bit 4	Unimplement	ted: Read as 'o	)'									
bit 3-0	WS<3:0>: DC	I Data Word Si	ze bits									
	1111 <b>= Data</b> v	word size is 16	bits									
	•											
	•											
	•		••									
	0100 = Data v	word size is 5 b	its									
	0011 - Dala V	d Selection D	notuse II	nove of a direct	te may occur							
	0010 = Invalid Selection. Do not use. Unexpected results may occur											
	0001 <b>= Invali</b>	d Selection. D	o not use. U	nexpected resul	ts may occur							

### REGISTER 20-2: DCICON2: DCI CONTROL REGISTER 2

## **REGISTER 21-1:** ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2)

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM	Л<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0

				HC,HS	HC, HS
SSRC<2:0>	—	SIMSAM	ASAM	SAMP	DONE
pit 7					bit 0

Legend:	HC = Cleared by hardware	HS = Set by hardware	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	ADON: ADC Operating Mode bit 1 = ADC module is operating 0 = ADC is off							
bit 14	Unimplemented: Read as '0'							
bit 13	ADSIDL: Stop in Idle Mode bit							
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>							
bit 12	ADDMABM: DMA Buffer Build Mode bit							
	<ul> <li>1 = DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer</li> <li>0 = DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer</li> </ul>							
bit 11	Unimplemented: Read as '0'							
bit 10	AD12B: 10-Bit or 12-Bit Operation Mode bit							
	1 = 12-bit, 1-channel ADC operation							
	0 = 10-bit, 4-channel ADC operation							
bit 9-8	FORM<1:0>: Data Output Format bits							
	<u>For 10-bit operation:</u> 11 = Signed fractional (Dout = sddd dddd dd00 0000, where s = .NOT.d<9>) 10 = Fractional (Dout = dddd dddd dd00 0000) 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)							
	For 12-bit operation:							
	11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d<11>)							
	01 = Signed Integer (Dout = adad adad adad dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)							
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits							
	<pre>111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 101 = Reserved 100 = CP timer (Timer for ADC1, Timer2 for ADC2) compare and compling and starts conversion</pre>							
	011 = Reserved							
	<ul> <li>010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion</li> <li>001 = Active transition on INT0 pin ends sampling and starts conversion</li> <li>000 = Clearing sample bit ends sampling and starts conversion</li> </ul>							
bit 4	Unimplemented: Read as '0'							

### REGISTER 21-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	—	_	—	CH123	NB<1:0>	CH123SB	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	_		—	—	CH123	NA<1:0>	CH123SA	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, rea	ıd as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 15-11	Unimplemen	ted: Read as '0	,					
bit 10-9	CH123NB<1:	0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample B bi	ts		
	When AD12E	B = 1, CHxNB is	s: U-0, Unim <sub>l</sub>	plemented, Re	ead as '0'			
	11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11							
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8							
hit 8	UX - CH1, CH2, CH3 Heyalive Input IS VREF-							
bit o	When AD128 - 1 CHySR is: ILO Unimplemented Read as '0'							
	1 = CH1 positive input is AN3. CH2 positive input is AN4. CH3 positive input is AN5							
	0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2							
bit 7-3	Unimplemented: Read as '0'							
bit 2-1	CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits							
	When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0'							
	11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11							
	10 = CH1 neg	gative input is Al	N6, CH2 neg	ative input is A	N7, CH3 nega	tive input is AN	8	
hit 0	0x = CH1, CH2, CH3 negative input is VREF-							
DILO	When AD12E			plemented Pe				
	1 = CH1 nosit	tive input is AN3	. CH2 positiv	e input is AN4	. CH3 positive	input is AN5		
	0 = CH1 positi	tive input is ANC	, CH2 positiv	e input is AN1	, CH3 positive	input is AN2		

## 22.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler and then can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



### FIGURE 22-2: WDT BLOCK DIAGRAM

### 26.1 High Temperature DC Characteristics

### TABLE 26-1: OPERATING MIPS VS. VOLTAGE

Charactoristic	VDD Range	Temperature Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/X10A		
HDC5	VBOR to 3.6V <sup>(1)</sup>	-40°C to +150°C	20		

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 25-11 for the minimum and maximum BOR values.

### TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit		
High Temperature Devices							
Operating Junction Temperature Range	TJ	-40	—	+155	°C		
Operating Ambient Temperature Range	TA	-40	—	+150	°C		
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma ({VDD - VOH} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W		
Maximum Allowed Power Dissipation	PDMAX	(Тј - Та)/θја			W		

### TABLE 26-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No. Symbol Characteristic			Min	Тур	Мах	Units	Conditions	
Operating Voltage								
HDC10	Supply Voltage							
	Vdd		3.0	3.3	3.6	V	-40°C to +150°C	

### TABLE 26-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARA	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down Current (IPD)								
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current <sup>(1,3)</sup>		
Note 1. B	ase Ipn is meas	sured with all	nerinherals a	and clocks sh	ut down All	I/Os are configured as inputs and		

**Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

NOTES: