Intel - EP4CE10F17C7 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	645
Number of Logic Elements/Cells	10320
Total RAM Bits	423936
Number of I/O	179
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce10f17c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



GCLK Network Clock									GC	LK N	etwo	rks								
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
DPCLK2 (4)																				
CDPCLK1, Or	—	-	—	~	\checkmark	—	—	-	—	—	-	—	—	—	—	—		—	—	—
CDPCLK2 (2), (5)																				
DPCLK5 (4)																				
DPCLK7 (2)	_	_	_	_	_	~	_	_	_	_	_	_	_	_	_	_	_		_	_
DPCLK4 (4)																				
DPCLK6 (2)		_	_	_		_	~	_	_	_	_	_	_	_	_	_			_	_
DPCLK6 (4)																				
CDPCLK5, Or	—	—	—	—	—	—	—	\checkmark	—	—	—	—	—	—	—	—	_	—	—	—
CDPCLK6 (2), (5)																				
DPCLK3 (4)																				
CDPCLK4, Or	—	-	—	—	—	-	-	—	\checkmark	~	-	—	—	—	—	—	—	—	—	—
CDPCLK3 (2), (5)																				
DPCLK8	—	—	—	—	_	—	—	—	—	—	\checkmark	—	—	—	—	—		—	—	—
DPCLK11	—	—	—	—	—	—	—	—	—	—	—	\checkmark	—	—	—	—	_	—	—	—
DPCLK9	—	—	—	—	_	—	—	—	—	_	—	—	\checkmark	—	—	—	_	_	—	—
DPCLK10	—	—	—	—	_	—	—	—	—	—	—	—	—	\checkmark	\checkmark	—			—	—
DPCLK5	—	—	—	—		—	—	—	—	—	—	—	—	—	—	\checkmark			—	—
DPCLK2	—	—	—	—		—	—	—	—	—	—	—	—	—	—	—	\checkmark		—	—
DPCLK4		—	—	—	_	—	—	_	—	—	—	—	—	—	—	—		\checkmark	—	—
DPCLK3	—	—	—	—		—	—	—	—	—	—	—	—	—	—	—			\checkmark	\checkmark

Table 5–3. GCLK Network Connections for Cyclone IV E Devices ⁽¹⁾ (Part 3 of 3)

Notes to Table 5-3:

(1) EP4CE6 and EP4CE10 devices only have GCLK networks 0 to 9.

(2) These pins apply to all Cyclone IV E devices except EP4CE6 and EP4CE10 devices.

(3) EP4CE6 and EP4CE10 devices only have PLL_1 and PLL_2.

(4) This pin applies only to EP4CE6 and EP4CE10 devices.

(5) Only one of the two CDPCLK pins can feed the clock control block. You can use the other pin as a regular I/O pin.

Clock Switchover

The clock switchover feature allows the PLL to switch between two reference input clocks. Use this feature for clock redundancy or for a dual-clock domain application, such as a system that turns on the redundant clock if the previous clock stops running. Your design can automatically perform clock switchover when the clock is no longer toggling, or based on the user control signal, clkswitch.

Automatic Clock Switchover

PLLs of Cyclone IV devices support a fully configurable clock switchover capability.

When the current reference clock is not present, the clock-sense block automatically switches to the backup clock for PLL reference. The clock switchover circuit also sends out three status signals—clkbad0, clkbad1, and activeclock—from the PLL to implement a custom switchover circuit. You can select a clock source at the backup clock by connecting it to the inclk1 port of the PLL in your design.

Figure 5–17 shows the block diagram of the switchover circuit built into the PLL.

Figure 5–17. Automatic Clock Switchover Circuit



There are two ways to use the clock switchover feature:

- Use the switchover circuitry for switching from inclk0 to inclk1 running at the same frequency. For example, in applications that require a redundant clock with the same frequency as the reference clock, the switchover state machine generates a signal that controls the multiplexer select input shown in Figure 5–17. In this case, inclk1 becomes the reference clock for the PLL. This automatic switchover can switch back and forth between the inclk0 and inclk1 clocks any number of times, when one of the two clocks fails and the other clock is available.
- Use the clkswitch input for user- or system-controlled switch conditions. This is possible for same-frequency switchover or to switch between inputs of different frequencies. For example, if inclk0 is 66 MHz and inclk1 is 200 MHz, you must control the switchover because the automatic clock-sense circuitry cannot monitor primary and secondary clock frequencies with a frequency difference of more than

LFC[1]	LFC[0]	Setting (Decimal)
0	0	0
0	1	1
1	1	3

Table 5–10. Loop F	Filter Control	of High Free	quency Cap	acitor
--------------------	----------------	--------------	------------	--------

Bypassing a PLL Counter

Bypassing a PLL counter results in a divide (N, C0 to C4 counters) factor of one.

Table 5–11 lists the settings for bypassing the counters in PLLs of Cyclone IV devices.

Table 5–11. PLL Counter Settings

	PLL Scan Chain Bits [08] Settings								Description
LSB								MSB	Description
Х	Х	Х	Х	Х	Х	Х	Х	1 (1)	PLL counter bypassed
Х	Х	Х	Х	Х	Х	Х	Х	0 (1)	PLL counter not bypassed

Note to Table 5-11:

(1) Bypass bit.

To bypass any of the PLL counters, set the bypass bit to 1. The values on the other bits are then ignored.

Dynamic Phase Shifting

The dynamic phase shifting feature allows the output phase of individual PLL outputs to be dynamically adjusted relative to each other and the reference clock without sending serial data through the scan chain of the corresponding PLL. This feature simplifies the interface and allows you to quickly adjust t_{CO} delays by changing output clock phase shift in real time. This is achieved by incrementing or decrementing the VCO phase-tap selection to a given C counter or to the M counter. The phase is shifted by 1/8 the VCO frequency at a time. The output clocks are active during this phase reconfiguration process.

Table 5–12 lists the control signals that are used for dynamic phase shifting.

Table 5–12. Dynamic Phase Shifting Control Signals (Part 1 of 2)

Signal Name	Description	Source	Destination
phasecounterselect[20]	Counter Select. Three bits decoded to select either the M or one of the C counters for phase adjustment. One address map to select all C counters. This signal is registered in the PLL on the rising edge of scanclk.	Logic array or I/O pins	PLL reconfiguration circuit
phaseupdown	Selects dynamic phase shift direction; 1= UP, 0 = DOWN. Signal is registered in the PLL on the rising edge of scanclk.	Logic array or I/O pins	PLL reconfiguration circuit
phasestep	Logic high enables dynamic phase shifting.	Logic array or I/O pins	PLL reconfiguration circuit

			V _{ccio} Leve	el (in V)	C	column I/O P	ins	Row I	/0 Pins (1)
I/O Standard	Туре	Standard Support	Input	Output	CLK, DQS	PLL_OUT	User I/O Pins	CLK, DQS	User I/O Pins
2.5-V LVTTL / LVCMOS	Single-ended	JESD8-5	3.3/3.0/2.5 (3)	2.5	~	~	~	~	~
1.8-V LVTTL / LVCMOS	Single-ended	JESD8-7	1.8/1.5 ⁽³⁾	1.8	~	~	~	~	~
1.5-V LVCMOS	Single-ended	JESD8-11	1.8/1.5 ⁽³⁾	1.5	\checkmark	~	\checkmark	\checkmark	\checkmark
1.2-V LVCMOS (4)	Single-ended	JESD8-12A	1.2	1.2	\checkmark	~	\checkmark	\checkmark	\checkmark
SSTL-2 Class I, SSTL-2 Class II	voltage- referenced	JESD8-9A	2.5	2.5	~	~	~	~	~
SSTL-18 Class I, SSTL-18 Class II	voltage- referenced	JESD815	1.8	1.8	~	~	\checkmark	~	~
HSTL-18 Class I, HSTL-18 Class II	voltage- referenced	JESD8-6	1.8	1.8	~	~	~	~	~
HSTL-15 Class I, HSTL-15 Class II	voltage- referenced	JESD8-6	1.5	1.5	~	~	\checkmark	~	~
HSTL-12 Class I	voltage- referenced	JESD8-16A	1.2	1.2	~	~	~	~	~
HSTL-12 Class II ⁽⁹⁾	voltage- referenced	JESD8-16A	1.2	1.2	~	~	\checkmark	_	—
PCI and PCI-X	Single-ended	—	3.0	3.0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Differential SSTL-2	Differential		—	2.5	—	\checkmark	—	—	—
Class I or Class II	(5)	JESD0-9A	2.5		\checkmark	—	_	\checkmark	—
Differential SSTL-18	Differential		—	1.8	—	\checkmark	_	_	—
Class I or Class II	(5)	JE3D013	1.8	—	~	_	—	\checkmark	—
Differential HSTL-18	Differential		_	1.8	_	~	_	—	—
Class I or Class II	(5)		1.8		>	—	—	\checkmark	—
Differential HSTL-15	Differential	JESD8-6	—	1.5	—	\checkmark	—	—	—
Class I or Class II	(5)	02000 0	1.5	—	\checkmark	—	—	\checkmark	—
Differential HSTL-12	Differential	JESD8-16A		1.2		\checkmark	—	—	—
Class I or Class II	(5)		1.2	—	\checkmark	—	—	\checkmark	—
PPDS (6)	Differential	—	—	2.5	—	\checkmark	\checkmark	—	\checkmark
LVDS ⁽¹⁰⁾	Differential	ANSI/TIA/ EIA-644	2.5	2.5	~	~	~	~	~
RSDS and mini-LVDS ⁽⁶⁾	Differential	_	_	2.5	_	~	~		~
BLVDS (8)	Differential		2.5	2.5	_	_	\checkmark	—	\checkmark

 Table 6–3. Cyclone IV Devices Supported I/O Standards and Constraints (Part 2 of 3)

High-Speed I/O Interface

Cyclone IV E I/Os are separated into eight I/O banks, as shown in Figure 6–9 on page 6–17. Cyclone IV GX I/Os are separated into six user I/O banks with the left side of the device as the transceiver block, as shown in Figure 6–10 on page 6–18. Each bank has an independent power supply. True output drivers for LVDS, RSDS, mini-LVDS, and PPDS are on the right I/O banks. On the Cyclone IV E row I/O banks and the Cyclone IV GX right I/O banks, some of the differential pin pairs (p and n pins) of the true output drivers are not located on adjacent pins. In these cases, a power pin is located between the p and n pins. These I/O standards are also supported on all I/O banks using two single-ended output with the second output programmed as inverted, and an external resistor network. True input buffers for these I/O standards are supported on the top, bottom, and right I/O banks except for I/O bank 9.

Power-On Reset (POR) Circuit

The POR circuit keeps the device in reset state until the power supply voltage levels have stabilized during device power up. After device power up, the device does not release nSTATUS until V_{CCINT}, V_{CCA}, and V_{CCIO} (for I/O banks in which the configuration and JTAG pins reside) are above the POR trip point of the device. V_{CCINT} and V_{CCA} are monitored for brown-out conditions after device power up.

 \bigvee V_{CCA} is the analog power to the phase-locked loop (PLL).

In some applications, it is necessary for a device to wake up very quickly to begin operation. Cyclone IV devices offer the fast POR time option to support fast wake-up time applications. The fast POR time option has stricter power-up requirements when compared with the standard POR time option. You can select either the fast option or the standard POR option with the MSEL pin settings.

- If your system exceeds the fast or standard POR time, you must hold nCONFIG low until all the power supplies are stable.
 - For more information about the POR specifications, refer to the *Cyclone IV Device Datasheet*.
- **For more information about the wake-up time and POR circuit, refer to the** *Power Requirements for Cyclone IV Devices* chapter.

Configuration File Size

Table 8–2 lists the approximate uncompressed configuration file sizes for Cyclone IV devices. To calculate the amount of storage space required for multiple device configurations, add the file size of each device together.

	Device	Data Size (bits)
	EP4CE6	2,944,088
	EP4CE10	2,944,088
	EP4CE15	4,086,848
	EP4CE22	5,748,552
Cyclone IV E	EP4CE30	9,534,304
	EP4CE40	9,534,304
	EP4CE55	14,889,560
	EP4CE75	19,965,752
	EP4CE115	28,571,696

Table 8–2. Uncompressed Raw Binary File (.rbf) Sizes for Cyclone IV Devices (Part 1 of 2)

•••

Multi-Device AS Configuration

You can configure multiple Cyclone IV devices with a single serial configuration device. When the first device captures all its configuration data from the bitstream, it drives the nCEO pin low, enabling the next device in the chain. If the last device in the chain is a Cyclone IV device, you can leave the nCEO pin of the last device unconnected or use it as a user I/O pin after configuration. The nCONFIG, nSTATUS, CONF_DONE, DCLK, and DATA[0] pins of each device in the chain are connected together (Figure 8–3).





Notes to Figure 8-3:

- (1) Connect the pull-up resistors to the V_{CCIO} supply of the bank in which the pin resides.
- (2) Connect the pull-up resistor to the V_{CCIO} supply voltage of I/O bank in which the nCE pin resides.
- (3) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed the nCE pin of another device.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone IV device in AS mode and the slave devices in PS mode. To connect the MSEL pins for the master device in AS mode and slave devices in PS mode, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V_{CCA} or GND.
- (5) Connect the series resistor at the near end of the serial configuration device.
- (6) Connect the repeater buffers between the master and slave devices of the Cyclone IV device for DATA [0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 8–5.
- (7) The 50-Ω series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50-Ω series resistors if the 2.5- or 3.0-V configuration voltage standard is applied.
- (8) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH_nCE pin in AP mode. The ASDO pin functions as DATA [1] pin in AP and FPP modes.
- (9) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.
- (10) For multi-devices AS configuration using Cyclone IV E with 1,0 V core voltage, the maximum board trace-length from the serial configuration device to the junction-split on both DCLK and Data0 line is 3.5 inches.

For more information about the USB-Blaster download cable, refer to the *USB-Blaster Download Cable User Guide*. For more information about the ByteBlaster II download cable, refer to the *ByteBlaster II Download Cable User Guide*.

Figure 8-6 shows the download cable connections to the serial configuration device.





Notes to Figure 8-6:

- (1) Connect these pull-up resistors to the V_{CCIO} supply of the bank in which the pin resides.
- (2) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (3) Power up the V_{CC} of the ByteBlaster II or USB-Blaster download cable with the 3.3-V supply.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect the MSEL pins, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V_{CCA} or GND.
- (5) The diodes and capacitors must be placed as close as possible to the Cyclone IV device. You must ensure that the diodes and capacitors maintain a maximum AC voltage of 4.1 V. The external diodes and capacitors are required to prevent damage to the Cyclone IV device AS configuration input pins due to possible overshoot when programming the serial configuration device with a download cable. Altera recommends using the Schottky diode, which has a relatively lower forward diode voltage (VF) than the switching and Zener diodes, for effective voltage clamping.
- (6) When cascading Cyclone IV devices in a multi-device AS configuration, connect the repeater buffers between the master and slave devices for DATA [0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 8–5.
- (7) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH_nCE pin in AP mode. The ASDO pin functions as DATA [1] pin in AP and FPP modes.
- (8) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.

the device, must be stored in the external host device. Figure 8–19 shows the configuration interface connections between the Cyclone IV devices and an external device for single-device configuration.





Notes to Figure 8-19:

- (1) Connect the pull-up resistor to a supply that provides an acceptable input signal for the device. V_{CC} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host.
- (2) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect the MSEL pins, refer to Table 8–4 on page 8–8 and Table 8–5 on page 8–9. Connect the MSEL pins directly to V_{CCA} or GND.
- (4) All I/O inputs must maintain a maximum AC voltage of 4.1 V. DATA [7..0] and DCLK must fit the maximum overshoot outlined in Equation 8–1 on page 8–5.

After nSTATUS is released, the device is ready to receive configuration data and the configuration stage begins. When nSTATUS is pulled high, the external host device places the configuration data one byte at a time on the DATA[7..0]pins.

Cyclone IV devices receive configuration data on the DATA[7..0] pins and the clock is received on the DCLK pin. Data is latched into the device on the rising edge of DCLK. Data is continuously clocked into the target device until CONF_DONE goes high. The CONF_DONE pin goes high one byte early in FPP configuration mode. The last byte is required for serial configuration (AS and PS) modes.

Two DCLK falling edges are required after CONF_DONE goes high to begin initialization of the device.

Supplying a clock on CLKUSR does not affect the configuration process. After the CONF_DONE pin goes high, CLKUSR is enabled after the time specified as t_{CD2CU} . After this time period elapses, Cyclone IV devices require 3,192 clock cycles to initialize properly and enter user mode. For more information about the supported CLKUSR f_{MAX} value for Cyclone IV devices, refer to Table 8–13 on page 8–44.

The INIT_DONE pin is released and pulled high when initialization is complete. The external host device must be able to detect this low-to-high transition, which signals the device has entered user mode. When initialization is complete, the device enters user mode. In user mode, the user I/O pins no longer have weak pull-up resistors and function as assigned in your design.

Figure 10–2 shows the Cyclone IV GX HSSI receiver BSC.





• For more information about Cyclone IV devices user I/O boundary-scan cells, refer to the *IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices* chapter.

BST Operation Control

Table 10–1 lists the boundary-scan register length for Cyclone IV devices.

Table 10–1. Boundary-Scan Register Length for Cyclone IV Devices (Part 1 of 2)

Device	Boundary-Scan Register Length
EP4CE6	603
EP4CE10	603
EP4CE15	1080
EP4CE22	732
EP4CE30	1632
EP4CE40	1632
EP4CE55	1164
EP4CE75	1314
EP4CE115	1620
EP4CGX15	260
EP4CGX22	494
EP4CGX30 ⁽¹⁾	494
EP4CGX50	1006

at time n + 2 is encoded as a positive disparity code group. In the same example, the current running disparity at time n + 5 indicates that the K28.5 in time n + 6 should be encoded with a positive disparity. Because tx_forcedisp is high at time n + 6, and tx_dispval is high, the K28.5 at time n + 6 is encoded as a negative disparity code group.

Miscellaneous Transmitter PCS Features

The transmitter PCS supports the following additional features:

Polarity inversion—corrects accidentally swapped positive and negative signals from the serial differential link during board layout by inverting the polarity of each bit. An optional tx_invpolarity port is available to dynamically invert the polarity of every bit of the 8-bit or 10-bit input data to the serializer in the transmitter datapath. Figure 1–9 shows the transmitter polarity inversion feature.

Figure 1–9. Transmitter Polarity Inversion



tx_invpolarity is a dynamic signal and might cause initial disparity errors at the receiver of an 8B/10B encoded link. The downstream system must be able to tolerate these disparity errors. The CDR unit in each receiver channel gets the CDR clocks from one of the two multipurpose PLLs directly adjacent to the transceiver block. The CDR clocks distribution network is segmented by bidirectional tri-state buffers as shown in Figure 1–29 and Figure 1–30. This requires the CDR clocks from either one of the two multipurpose PLLs to drive a number of contiguous segmented paths to reach the intended receiver channel. Interleaving the CDR clocks from the two multipurpose PLLs is not supported.

For example, based on Figure 1–29, a combination of MPLL_1 driving receiver channels 0, 1, and 3, while MPLL_2 driving receiver channel 2 is not supported. In this case, only one multipurpose PLL can be used for the receiver channels.

Figure 1–29. CDR Clocking for Transceiver Channels in F324 and Smaller Packages



Note to Figure 1-29:

(1) Transceiver channels 2 and 3 are not available for devices in F169 and smaller packages.



Figure 1–30. CDR Clocking for Transceiver Channels in F484 and Larger Packages

The PCIe protocol defines fast training sequences for bit and byte synchronization to transition from L0s to L0 (PIPE P0s to P0) power states. The PHY must acquire bit and byte synchronization when transitioning from L0s to L0 state between 16 ns to 4 µs. Each Cyclone IV GX receiver channel has built-in fast recovery circuit that allows the receiver to meet the requirement when enabled.

Electrical Idle Inference

In PIPE mode, the Cyclone IV GX transceiver supports inferring the electrical idle condition at each receiver instead of detecting the electrical idle condition using analog circuitry, as defined in the version 2.0 of PCIe Base Specification. The inference is supported using rx_elecidleinfersel[2..0] port, with valid driven values as listed in Table 1–17 in each link training and status state machine substate.

Table 1–17. Electrical Idle Inference Conditions

rx_elecidleinfersel [20]	Link Training and Status State Machine State	Description
3'b100	LO	Absence of $\mathtt{update}_\mathtt{FC}$ or alternatively skip ordered set in 128 μs window
3'b101	Recovery.RcvrCfg	Absence of TS1 or TS2 ordered set in 1280 UI interval
3'b101	Recovery.Speed when successful speed negotiation = 1'b1	Absence of TS1 or TS2 ordered set in 1280 UI interval
3'b110	Recovery.Speed when successful speed negotiation = 1'b0	Absence of an exit from electrical idle in 2000 UI interval
3'b111	Loopback.Active (as slave)	Absence of an exit from electrical idle in 128 μs window

The electrical idle inference module drives the pipeelecidle signal high in each receiver channel when an electrical idle condition is inferred. The electrical idle inference module cannot detect electrical idle exit condition based on the reception of the electrical idle exit ordered set, as specified in the PCI Express (PIPE) Base Specification.

When enabled, the electrical idle inference block uses electrical idle ordered set detection from the fast recovery circuitry to drive the pipeelecidle signal.

Compliance Pattern Transmission

In PIPE mode, the Cyclone IV GX transceiver supports compliance pattern transmission which requires the first /K28.5/ code group of the compliance pattern to be encoded with negative current disparity. This requirement is supported using a tx_forcedispcompliance port that when driven with logic high, the transmitter data on the tx datain port is transmitted with negative current running disparity.

Figure 1–63 shows the transceiver channel datapath and clocking when configured in XAUI mode.





Notes to Figure 1-63:

- (1) Channel 1 low-speed recovered clock.
- (2) Low-speed recovered clock.
- (3) High-speed recovered clock.

Figure 1–67 shows the transceiver configuration in Deterministic Latency mode.

Functional Mode										
Channel Bonding	×1, ×4									
Low-Latency PCS			Disa	bled						
Word Aligner (Pattern Length)	Manual A (10	Alignment -Bit)			Bit Slip (10-Bit)					
8B/10B Encoder/Decoder	Enat	bled	Disa	bled	Ena	bled	Disa	Disabled		
Rate Match FIFO	Disabled		Disabled		Disa	ubled	Disabled			
Byte SERDES	Enabled	Disabled	Enabled	Disabled	Enabled	Disabled	Enabled	Disabled		
Data Rate (Gbps)	0.6- 3.125	0.6- 1.5625	0.6- 3.125	0.6- 1.5625	0.6- 3.125	0.6- 1.5625	0.6- 3.125	0.6- 1.5625		
Byte Ordering	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled		
FPGA Fabric-to-Transceiver Interface Width	16-Bit	8-Bit	20-Bit	▼ 10-Bit	Te-Bit	8-Bit	20-Bit	10-Bit		
FPGA Fabric-to-Transceiver Interface Frequency (MHz)	60- 156.25	30- 156.25	60- 156.25	30- 156.25	60- 156.25	30- 156.25	60- 156.25	30- 156.25		
TX PCS Latency (FPGA Fabric-Transceiver Interface Clock Cycles)	2.5 - 3.5	4 - 5	2.5 - 3.5	4 - 5	2.5 - 3	4	2.5 - 3	4		
RX PCS Latency (FPGA Fabric-Transceiver Interface	5.6	8-9	5-6	8-9	5-6	8-9	5-6	8-9		

Figure 1–67. Transceiver Configuration in Deterministic Latency Mode

Both CPRI and OBSAI protocols define the serial interface connecting the base station component (specifically channel cards) and remote radio heads (specifically radio frequency cards) in a radio base station system with fiber optics. The protocols require the accuracy of round trip delay measurement for single-hop and multi-hop connections to be within \pm 16.276 ns. The Cyclone IV GX transceivers support the following CPRI and OBSAI line rates using Deterministic Latency mode:

- CPRI —614.4 Mbps, 1.2288 Gbps, 2.4576 Gbps, and 3.072 Gbps
- OBSAI—768 Mbps, 1.536 Gbps, and 3.072 Gbps

• For more information about deterministic latency implementation, refer to *AN* 610: Implementing Deterministic Latency for CPRI and OBSAI Protocols in Stratix IV, HardCopy IV, Arria II GX, and Cyclone IV Devices.

Registered Mode Phase Compensation FIFO

In Deterministic Latency mode, the RX phase compensation FIFO is set to registered mode while the TX phase compensation FIFO supports optional registered mode. When set into registered mode, the phase compensation FIFO acts as a register and eliminates the latency uncertainty through the FIFOs.

Block	Port Name	Input/ Output	Clock Domain	Description
				Transceiver block power down.
	gxb_powerdown	Input	Asynchronous signal	 When asserted, all digital and analog circuitry in the PCS, HSSI, CDR, and PCIe modules are powered down.
				 Asserting the gxb_powerdown signal does not power down the refclk buffers.
			Asynchronous signal.	Transmitter PCS reset
Reset & Power Down	tx_digitalreset	Input	width is two parallel clock cycles.	 When asserted, the transmitter PCS blocks are reset.
			Asynchronous signal.	Receiver PMA reset.
	rx_analogreset	Input	The minimum pulse width is two parallel clock cycles.	 When asserted, analog circuitry in the receiver PMA block is reset.
			Asynchronous signal.	Dessiver DCC reset
	rx_digitalreset	Input	width is two parallel	 When asserted, the receiver PCS blocks are reset.
			clock cycles.	
	reconfig_clk			Dynamic reconfiguration clock.
		Input	Clock signal	 Also used for offset cancellation except in PIPE mode.
Reconfiguration				 For the supported frequency range for this clock, refer to the Cyclone IV Device Data Sheet chapter.
	reconfig_togxb	Input	Asynchronous signal	From the dynamic reconfiguration controller.
	reconfig_fromgxb	Output	Asynchronous signal	To the dynamic reconfiguration controller.
Calibration Block	cal_blk_clk	Input	Clock signal	Clock for the transceiver calibration block.
Calibration Diock	cal_blk_powerdown	Input	Asynchronous signal	Calibration block power down control.
				BIST or PRBS test completion indicator.
	rx_bistdone	Output	Asynchronous signal	 A high level during BIST test mode indicates the verifier either receives complete pattern cycle or detects an error and stays asserted until being reset using the rx_digitalreset port.
Test Mode				 A high level during PRBS test mode indicates the verifier receives complete pattern cycle and stays asserted until being reset using the rx_digitalreset port.
				BIST or PRBS verifier error indicator
	rx_bisterr	Output	Asynchronous signal	 In BIST test mode, the signal stays asserted upon detecting an error until being reset using the rx_digitalreset port.
				 In PRBS test mode, the signal asserts for a minimum of 3 rx_clkout clock cycles upon detecting an error and deasserts if the following PRBS sequence contains no error.

Table 1–29. Multipurpose PLL, General Purpose PLL and Miscellaneous Ports in ALTGX Megafunction for Cyclone IV GX (Part 2 of 2)

Port Name	Input/ Output	Description					
		This is an optional equalizer DC gain write control.					
		The width of this signal is fixed to 2 bits if you enable either the Use 'logical_channel_address' port for Analog controls reconfiguration option or the Use same control signal for all the channels option in the Analog controls screen. Otherwise, the width of this signal is 2 bits per channel.					
		The following values are the legal settings allowed for this signal:					
		rx_eqdcgain[10] Corresponding ALTGX Corresponding					
rx_eqdcgain [10] ⁽¹⁾	Input	(dB) DC Gain value					
		2'b00 0 0					
		2′b01 1 3 ⁽²⁾					
		2'b10 2 6					
		All other values => N/A					
		For more information, refer to the "Programmable Equalization and DC Gain" section of the <i>Cyclone IV GX Device Datasheet</i> chapter.					
<pre>tx_vodctrl_out [20]</pre>	Output	This is an optional transmit V_{OD} read control signal. This signal reads out the value written into the V_{OD} control register. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller and also the configuration of the Use 'logical_channel_address' port for Analog controls reconfiguration option and the Use same control signal for all the channels option.					
tx_preemp_out [40]	Output	This is an optional pre-emphasis read control signal. This signal reads out the value v by its input control signal. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller and also the configura the Use 'logical_channel_address' port for Analog controls reconfiguration option the Use same control signal for all the channels option.					
rx_eqctrl_out [30]	Output	This is an optional read control signal to read the setting of equalization setting of the ALTGX instance. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller and also the configuration of the 'logical_channel_address' port for Analog controls reconfiguration option and the same control signal for all the channels option.					
rx_eqdcgain_out [10]	This is an optional equalizer DC gain read control signal. This signal reads out the settings of the ALTGX instance DC gain. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller and also the configuration of the Use 'logical_channel_address' port for Analog controls reconfiguration option and the Use same control signal for all the channels option.						
Transceiver Channel Reconfiguration Control/Status Signals							
		Set the following values at this signal to activate the appropriate dynamic reconfiguration mode:					
		3'b000 = PMA controls reconfiguration mode. This is the default value.					
sel[20] ⁽³⁾	Input	3'b001 = Channel reconfiguration mode					
		All other values => N/A					
		reconfig_mode_sel[] is available as an input only when you enable more than one dynamic reconfiguration mode.					

Table 3–2. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 6 of 7)

		V _{CCIO} (V)												
Parameter	Condition	1.2		1.5		1.8		2.5		3.0		3.3		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2)⁽¹⁾

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

OCT Specifications

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

Table 1–8. Series OCT Without Calibration Specifications for Cyclone IV Devices

		Resistance Tolerance			
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit	
	3.0	±30	±40	%	
	2.5	±30	±40	%	
calibration	1.8	±40	±50	%	
	1.5	±50	±50	%	
	1.2	±50	±50	%	

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

Table 1–9.	Series OCT v	with Calibration	at Device Power-Up	Specifications for a second s	r Cyclone IV
Devices ⁽¹⁾					

		Calibration Accuracy			
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit	
Series OCT with calibration at device power-up	3.0	±10	±10	%	
	2.5	±10	±10	%	
	1.8	±10	±10	%	
	1.5	±10	±10	%	
	1.2	±10	±10	%	

Note to Table 1-9:

(1) This specification is not applicable to EP4CGX15, EP4CGX22, and EP4CGX30 devices.

Document Revision History

Table 1–47 lists the revision history for this chapter.

Table 1-47.	Document	Revision	History
-------------	----------	----------	---------

Date	Version	Changes			
December 2016	2.1	Added note to Table 1–9 and Table 1–10.			
March 2016	2.0	Updated note (5) in Table 1–21 to remove support for the N148 package.			
Ostober 0014	1.0	Updated maximum value for V _{CCD_PLL} in Table 1–1.			
	1.9	Removed extended temperature note in Table 1–3.			
December 2013	1.8	Updated Table 1–21 by adding Note (15).			
May 2013	1.7	Updated Table 1–15 by adding Note (4).			
		 Updated the maximum value for V_I, V_{CCD_PLL}, V_{CCI0}, V_{CC_CLKIN}, V_{CCH_GXB}, and V_{CCA_GXB} Table 1–1. 			
		Updated Table 1–11 and Table 1–22.			
October 2012	1.6	 Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock. 			
		 Updated Table 1–29 to include the typical DCLK value. 			
		 Updated the minimum f_{HSCLK} value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35. 			
November 2011	1.5	 Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections. 			
		 Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21. 			
		 Updated Figure 1–1. 			
		 Updated for the Quartus II software version 10.1 release. 			
December 2010	1.4	Updated Table 1–21 and Table 1–25.			
		 Minor text edits. 			
		Updated for the Quartus II software version 10.0 release:			
	1.3	 Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45. 			
July 2010		 Updated Figure 1–2 and Figure 1–3. 			
		Removed SW Requirement and TCCS for Cyclone IV Devices tables.			
		 Minor text edits. 			
March 2010		Updated to include automotive devices:			
		 Updated the "Operating Conditions" and "PLL Specifications" sections. 			
	1.2	 Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43. 			
		Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os.			
		 Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices. 			
		Minor text edits.			