

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 963 |
| Number of Logic Elements/Cells | 15408 |
| Total RAM Bits | 516096 |
| Number of I/O | 81 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP Exposed Pad |
| Supplier Device Package | 144-EQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep4ce15e22c8ln |

Document Revision History


Table 4–3 lists the revision history for this chapter.

Table 4–3. Document Revision History

| Date | Version | Changes |
|---------------|---------|--|
| February 2010 | 1.1 | Added Cyclone IV E devices in Table 4–1 for the Quartus II software version 9.1 SP1 release. |
| November 2009 | 1.0 | Initial release. |

Figure 5-11 shows the external clock outputs for PLLs.

Figure 5-11. External Clock Outputs for PLLs



Notes to Figure 5-11:

- (1) These external clock enable signals are available only when using the ALTCLKCTRL megafunction.
- (2) `PLL#_CLKOUTp` and `PLL#_CLKOUTn` pins are dual-purpose I/O pins that you can use as one single-ended clock output or one differential clock output. When using both pins as single-ended I/Os, one of them can be the clock output while the other pin is configured as a regular user I/O.

Each pin of a differential output pair is 180° out of phase. The Quartus II software places the NOT gate in your design into the I/O element to implement 180° phase with respect to the other pin in the pair. The clock output pin pairs support the same I/O standards as standard output pins.

 To determine which I/O standards are supported by the PLL clock input and output pins, refer to the *Cyclone IV Device I/O Features* chapter.

Cyclone IV PLLs can drive out to any regular I/O pin through the GCLK. You can also use the external clock output pins as GPIO pins if external PLL clocking is not required.

6. I/O Features in Cyclone IV Devices

CYIV-51006-2.7

This chapter describes the I/O and high speed I/O capabilities and features offered in Cyclone® IV devices.

The I/O capabilities of Cyclone IV devices are driven by the diversification of I/O standards in many low-cost applications, and the significant increase in required I/O performance. Altera's objective is to create a device that accommodates your key board design needs with ease and flexibility.

The I/O flexibility of Cyclone IV devices is increased from the previous generation low-cost FPGAs by allowing all I/O standards to be selected on all I/O banks. Improvements to on-chip termination (OCT) support and the addition of true differential buffers have eliminated the need for external resistors in many applications, such as display system interfaces.

High-speed differential I/O standards have become popular in high-speed interfaces because of their significant advantages over single-ended I/O standards. The Cyclone IV devices support LVDS, BLVDS, RSDS, mini-LVDS, and PPDS. The transceiver reference clocks and the existing general-purpose I/O (GPIO) clock input features also support the LVDS I/O standards.

The Quartus® II software completes the solution with powerful pin planning features that allow you to plan and optimize I/O system designs even before the design files are available.

This chapter includes the following sections:

- "Cyclone IV I/O Elements" on page 6-2
- "I/O Element Features" on page 6-3
- "OCT Support" on page 6-6
- "I/O Standards" on page 6-11
- "Termination Scheme for I/O Standards" on page 6-13
- "I/O Banks" on page 6-16

© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



The CLKIN/REFCLK pins are powered by dedicated $V_{CC_CLKIN3A}$, $V_{CC_CLKIN3B}$, $V_{CC_CLKIN8A}$, and $V_{CC_CLKIN8B}$ power supplies separately in their respective I/O banks to avoid the different power level requirements in the same bank for GPIO.

Table 6-10. Cyclone IV GX HSSI REFCLK I/O Standard Support Using GPIO CLKIN Pins ⁽¹⁾, ⁽²⁾

| I/O Standard | HSSI Protocol | Coupling | Termination | VCC_CLKIN Level | | I/O Pin Type | | |
|-----------------------|---------------|---|-------------|-----------------|---------------|--------------|----------------|---------------------|
| | | | | Input | Output | Column I/O | Row I/O | Supported I/O Banks |
| LVDS | All | Differential AC (Need off chip resistor to restore V_{CM}) | Off chip | 2.5V | Not supported | Yes | No | 3A, 3B, 8A, 8B |
| LVPECL | All | | Off chip | 2.5V | Not supported | Yes | No | 3A, 3B, 8A, 8B |
| 1.2V, 1.5V, 3.3V PCML | All | | Off chip | 2.5V | Not supported | Yes | No | 3A, 3B, 8A, 8B |
| | All | | Off chip | 2.5V | Not supported | Yes | No | 3A, 3B, 8A, 8B |
| | All | Off chip | 2.5V | Not supported | Yes | No | 3A, 3B, 8A, 8B | |
| HCSL | PCIe | Differential DC | Off chip | 2.5V | Not supported | Yes | No | 3A, 3B, 8A, 8B |

Notes to Table 6-10:

- (1) The EP4CGX15, EP4CGX22, and EP4CGX30 devices have two pairs of dedicated clock input pins in banks 3A and 8A for HSSI input reference clock. I/O banks 3B and 8B are not available in EP4CGX15, EP4CGX22, and EP4CGX30 devices.
- (2) The EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices have four pairs of dedicated clock input pins in banks 3A, 3B, 8A, and 8B for HSSI input or single-ended clock input.

 For more information about the AC-coupled termination scheme for the HSSI reference clock, refer to the *Cyclone IV Transceivers Architecture* chapter.

LVDS I/O Standard Support in Cyclone IV Devices

The LVDS I/O standard is a high-speed, low-voltage swing, low power, and GPIO interface standard. Cyclone IV devices meet the ANSI/TIA/EIA-644 standard with the following exceptions:

- The maximum differential output voltage (V_{OD}) is increased to 600 mV. The maximum V_{OD} for ANSI specification is 450 mV.
- The input voltage range is reduced to the range of 1.0 V to 1.6 V, 0.5 V to 1.85 V, or 0 V to 1.8 V based on different frequency ranges. The ANSI/TIA/EIA-644 specification supports an input voltage range of 0 V to 2.4 V.

 For LVDS I/O standard electrical specifications in Cyclone IV devices, refer to the *Cyclone IV Device Datasheet* chapter.

Differential SSTL I/O Standard Support in Cyclone IV Devices

The differential SSTL I/O standard is a memory-bus standard used for applications such as high-speed DDR SDRAM interfaces. Cyclone IV devices support differential SSTL-2 and SSTL-18 I/O standards. The differential SSTL output standard is only supported at PLL#_CLKOUT pins using two single-ended SSTL output buffers (PLL#_CLKOUT_p and PLL#_CLKOUT_n), with the second output programmed to have opposite polarity. The differential SSTL input standard is supported on the GCLK pins only, treating differential inputs as two single-ended SSTL and only decoding one of them.

The differential SSTL I/O standard requires two differential inputs with an external reference voltage (V_{REF}) as well as an external termination voltage (V_{TT}) of $0.5 \times V_{CCIO}$ to which termination resistors are connected.

 For differential SSTL electrical specifications, refer to “Differential I/O Standard Termination” on page 6–15 and the *Cyclone IV Device Datasheet* chapter.

 Figure 6–8 on page 6–15 shows the differential SSTL Class I and Class II interface.

Differential HSTL I/O Standard Support in Cyclone IV Devices

The differential HSTL I/O standard is used for the applications designed to operate in 0 V to 1.2 V, 0 V to 1.5 V, or 0 V to 1.8 V HSTL logic switching range. Cyclone IV devices support differential HSTL-18, HSTL-15, and HSTL-12 I/O standards. The differential HSTL input standard is available on GCLK pins only, treating the differential inputs as two single-ended HSTL and only decoding one of them. The differential HSTL output standard is only supported at the PLL#_CLKOUT pins using two single-ended HSTL output buffers (PLL#_CLKOUT_p and PLL#_CLKOUT_n), with the second output programmed to have opposite polarity.

The differential HSTL I/O standard requires two differential inputs with an external reference voltage (V_{REF}), as well as an external termination voltage (V_{TT}) of $0.5 \times V_{CCIO}$ to which termination resistors are connected.

 For differential HSTL signaling characteristics, refer to “Differential I/O Standard Termination” on page 6–15 and the *Cyclone IV Device Datasheet* chapter.


 Figure 6–7 on page 6–15 shows the differential HSTL Class I and Class II interface.

True Differential Output Buffer Feature

Cyclone IV devices true differential transmitters offer programmable pre-emphasis—you can turn it on or off. The default setting is on.

Programmable Pre-Emphasis

The programmable pre-emphasis boosts the high frequencies of the output signal to compensate the frequency-dependant attenuation of the transmission line to maximize the data eye opening at the far-end receiver. Without pre-emphasis, the output current is limited by the V_{OD} specification and the output impedance of the transmitter. At high frequency, the slew rate may not be fast enough to reach full V_{OD} .

Figure 8-4. Multi-Device AS Configuration in Which Devices Receive the Same Data with Multiple .sof**Notes to Figure 8-4:**

- (1) Connect the pull-up resistors to the V_{CCIO} supply of the bank in which the pin resides.
- (2) Connect the pull-up resistor to the V_{CCIO} supply voltage of the I/O bank in which the nCE pin resides.
- (3) The $nCEO$ pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (4) The $MSEL$ pin settings vary for different configuration voltage standards and POR time. You must set the master device in AS mode and the slave devices in PS mode. To connect the $MSEL$ pins for the master device in AS mode and the slave devices in PS mode, refer to Table 8-3 on page 8-8, Table 8-4 on page 8-8, and Table 8-5 on page 8-9. Connect the $MSEL$ pins directly to V_{CCA} or GND.
- (5) Connect the series resistor at the near end of the serial configuration device.
- (6) Connect the repeater buffers between the master and slave devices for $DATA[0]$ and $DCLK$. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 8-5.
- (7) The 50- Ω series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50- Ω series resistors if the 2.5- or 3.0-V configuration voltage standard is applied.
- (8) These pins are dual-purpose I/O pins. The $nCSO$ pin functions as $FLASH_nCE$ pin in AP mode. The $ASDO$ pin functions as $DATA[1]$ pin in AP and FPP modes.
- (9) Only Cyclone IV GX devices have an option to select $CLKUSR$ (40 MHz maximum) as the external clock source for $DCLK$.
- (10) For multi-devices AS configuration using Cyclone IV E with 1.0 V core voltage, the maximum board trace-length from the serial configuration device to the junction-split on both $DCLK$ and $Data0$ line is 3.5 inches.

Device Configuration Pins

Table 8–18 through Table 8–21 describe the connections and functionality of all the configuration related pins on Cyclone IV devices. Table 8–18 and Table 8–19 list the device pin configuration for the Cyclone IV GX and Cyclone IV E, respectively.

Table 8–18. Configuration Pin Summary for Cyclone IV GX Devices

| Bank | Description | Input/Output | Dedicated | Powered By | Configuration Mode |
|------|-------------------------------|---------------|-----------|---|---------------------|
| 8 | Data[4:2] | Input | — | V _{CCIO} | FPP |
| 3 | Data[7:5] | Input | — | V _{CCIO} | FPP |
| 9 | nCSO ⁽²⁾ | Output | — | V _{CCIO} | AS |
| 3 | CRC_ERROR | Output | — | V _{CCIO} /Pull-up ⁽¹⁾ | Optional, all modes |
| 9 | DATA [0] ⁽²⁾ | Input | Yes | V _{CCIO} | PS, FPP, AS |
| 9 | DATA [1] /ASDO ⁽²⁾ | Input | — | V _{CCIO} | FPP |
| | | Output | | V _{CCIO} | AS |
| 3 | INIT_DONE | Output | — | Pull-up | Optional, all modes |
| 3 | nSTATUS | Bidirectional | Yes | Pull-up | All modes |
| 9 | nCE | Input | Yes | V _{CCIO} | All modes |
| 9 | DCLK ⁽²⁾ | Input | Yes | V _{CCIO} | PS, FPP |
| | | Output | | V _{CCIO} | AS |
| 3 | CONF_DONE | Bidirectional | Yes | Pull-up | All modes |
| 9 | TDI | Input | Yes | V _{CCIO} | JTAG |
| 9 | TMS | Input | Yes | V _{CCIO} | JTAG |
| 9 | TCK | Input | Yes | V _{CCIO} | JTAG |
| 9 | nCONFIG | Input | Yes | V _{CCIO} | All modes |
| 8 | CLKUSR | Input | — | V _{CCIO} | Optional |
| 3 | nCEO | Output | — | V _{CCIO} | Optional, all modes |
| 3 | MSEL | Input | Yes | V _{CCINT} | All modes |
| 9 | TDO | Output | Yes | V _{CCIO} | JTAG |
| 6 | DEV_OE | Input | — | V _{CCIO} | Optional |
| 6 | DEV_CLRn | Input | — | V _{CCIO} | Optional |

Notes to Table 8–18:

- (1) The CRC_ERROR pin is a dedicated open-drain output or an optional user I/O pin. Active high signal indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled in the Quartus II software from the **Error Detection CRC** tab of the **Device and Pin Options** dialog box. When using this pin, connect it to an external 10-k Ω pull-up resistor to an acceptable voltage that satisfies the input voltage of the receiving device.
- (2) To tri-state AS configuration pins in the AS configuration scheme, turn on the **Enable input tri-state on active configuration pins in user mode** option from the **Device and Pin Options** dialog box. This tri-states DCLK, nCSO, Data [0], and Data [1] /ASDO pins. Dual-purpose pins settings for these pins are ignored. To set these pins to different settings, turn off the **Enable input tri-state on active configuration pins in user mode** option and set the desired setting from the Dual-purpose Pins Setting menu.

Table 8–19. Configuration Pin Summary for Cyclone IV E Devices (Part 1 of 3)

| Bank | Description | Input/Output | Dedicated | Powered By | Configuration Mode |
|------|---|--------------|-----------|---|---------------------|
| 1 | nCSO ⁽¹⁾ FLASH_nCE ⁽²⁾ | Output | — | V _{CCIO} | AS, AP |
| 6 | CRC_ERROR ⁽³⁾ | Output | — | V _{CCIO} /Pull-up ⁽⁴⁾ | Optional, all modes |

Table 8-19. Configuration Pin Summary for Cyclone IV E Devices (Part 2 of 3)

| Bank | Description | Input/Output | Dedicated | Powered By | Configuration Mode |
|------|------------------------|---------------|-----------|--------------------|---------------------|
| 1 | DATA [0] (1), (2) | Input | — | V _{CCIO} | PS, FPP, AS |
| | | Bidirectional | | V _{CCIO} | AP |
| 1 | DATA [1] (2) /ASDO (1) | Input | — | V _{CCIO} | FPP |
| | | Output | | V _{CCIO} | AS |
| | | Bidirectional | | V _{CCIO} | AP |
| 8 | DATA [7..2] (2) | Input | — | V _{CCIO} | FPP |
| | | Bidirectional | | V _{CCIO} | AP |
| 8 | DATA [15..8] (2) | Bidirectional | — | V _{CCIO} | AP |
| 6 | INIT_DONE | Output | — | Pull-up | Optional, all modes |
| 1 | nSTATUS | Bidirectional | Yes | Pull-up | All modes |
| 1 | nCE | Input | Yes | V _{CCIO} | All modes |
| 1 | DCLK (1), (2) | Input | Yes | V _{CCIO} | PS, FPP |
| | | Output | — | V _{CCIO} | AS, AP |
| 6 | CONF_DONE | Bidirectional | Yes | Pull-up | All modes |
| 1 | TDI | Input | Yes | V _{CCIO} | JTAG |
| 1 | TMS | Input | Yes | V _{CCIO} | JTAG |
| 1 | TCK | Input | Yes | V _{CCIO} | JTAG |
| 1 | nCONFIG | Input | Yes | V _{CCIO} | All modes |
| 6 | CLKUSR | Input | — | V _{CCIO} | Optional |
| 6 | nCEO | Output | — | V _{CCIO} | Optional, all modes |
| 6 | MSEL [] | Input | Yes | V _{CCINT} | All modes |
| 1 | TDO | Output | Yes | V _{CCIO} | JTAG |
| 7 | PADD [14..0] | Output | — | V _{CCIO} | AP |
| 8 | PADD [19..15] | Output | — | V _{CCIO} | AP |
| 6 | PADD [23..20] | Output | — | V _{CCIO} | AP |
| 1 | nRESET | Output | — | V _{CCIO} | AP |
| 6 | nAVD | Output | — | V _{CCIO} | AP |
| 6 | nOE | Output | — | V _{CCIO} | AP |
| 6 | nWE | Output | — | V _{CCIO} | AP |
| 5 | DEV_OE | Input | — | V _{CCIO} | Optional, AP |

Figure 8-34 shows the control register bit positions. Table 8-23 defines the control register bit contents. The numbers in Figure 8-34 show the bit position of a setting in a register. For example, bit number 35 is the enable bit for the watchdog timer.

Figure 8-34. Remote System Upgrade Control Register

| | | | | | | | | |
|------|----------|---------|-------|------|-------------------|-----------------|----|---|
| 38 | 37 | 36 | 35 | 34 | 33 | 12 | 11 | 0 |
| Rsv2 | Cd_early | Osc_int | Wd_en | Rsv1 | Ru_address[21..0] | Wd_timer[11..0] | | |

Table 8-23. Remote System Upgrade Control Register Contents

| Control Register Bit | Value | Definition |
|-------------------------|--------------------------|--|
| Wd_timer[11..0] | 12'b000000000000 | User watchdog time-out value (most significant 12 bits of 29-bit count value: {Wd_timer[11..0], 17'b1000}) |
| Ru_address[21..0] | 22'b00000000000000000000 | Configuration address (most significant 22 bits of 24-bit boot address value: boot_address[23:0] = {Ru_address[21..0], 2'b0}) |
| Rsv1 | 1'b0 | Reserved bit |
| Wd_en | 1'b1 | User watchdog timer enable bit |
| Osc_int ⁽¹⁾ | 1'b1 | Internal oscillator as startup state machine clock enable bit |
| Cd_early ⁽¹⁾ | 1'b1 | Early CONF_DONE check |
| Rsv2 | 1'b1 | Reserved bit |

Note to Table 8-23:

(1) Option bit for the application configuration.

When enabled, the early CONF_DONE check (Cd_early) option bit ensures that there is a valid configuration at the boot address specified by the factory configuration and that it is of the proper size. If an invalid configuration is detected or the CONF_DONE pin is asserted too early, the device resets and then reconfigures the factory configuration image. The internal oscillator (as the startup state machine clock [Osc_int] option bit) ensures a functional startup clock to eliminate the hanging of startup. When all option bits are turned on, they provide complete coverage for the programming and startup portions of the application configuration. Altera recommends turning on both the Cd_early and Osc_int option bits.



The Cd_early and Osc_int option bits for the application configuration must be turned on by the factory configuration.

Remote System Upgrade Status Register

The remote system upgrade status register specifies the reconfiguration trigger condition. The various trigger and error conditions include:

- Cyclical redundancy check (CRC) error during application configuration
- nSTATUS assertion by an external device due to an error
- Cyclone IV device logic array triggers a reconfiguration cycle, possibly after downloading a new application configuration image

Table 8-28. Document Revision History (Part 2 of 2)

| Date | Version | Changes |
|---------------|---------|---|
| July 2010 | 1.2 | Updated for the Quartus II software 10.0 release: <ul style="list-style-type: none"> ■ Updated “Power-On Reset (POR) Circuit”, “Configuration and JTAG Pin I/O Requirements”, and “Reset” sections. ■ Updated Figure 8-10. ■ Updated Table 8-16 and Table 8-17. |
| February 2010 | 1.1 | Updated for the Quartus II software 9.1 SP1 release: <ul style="list-style-type: none"> ■ Added “Overriding the Internal Oscillator” and “AP Configuration (Supported Flash Memories)” sections. ■ Updated “JTAG Instructions” section. ■ Added Table 8-6. ■ Updated Table 8-2, Table 8-3, Table 8-4, Table 8-6, Table 8-11, Table 8-13, Table 8-14, Table 8-15, and Table 8-18. ■ Updated Figure 8-4, Figure 8-5, Figure 8-6, Figure 8-13, Figure 8-14, Figure 8-15, Figure 8-17, Figure 8-18, Figure 8-23, Figure 8-24, Figure 8-25, Figure 8-26, Figure 8-27, Figure 8-28, and Figure 8-29. |
| November 2009 | 1.0 | Initial release. |

Transceiver Clocking Architecture


The multipurpose PLLs and general-purpose PLLs located on the left side of the device generate the clocks required for the transceiver operation. The following sections describe the Cyclone IV GX transceiver clocking architecture:

- “Input Reference Clocking” on page 1-27
- “Transceiver Channel Datapath Clocking” on page 1-29
- “FPGA Fabric-Transceiver Interface Clocking” on page 1-43

The CDR unit in each receiver channel gets the CDR clocks from one of the two multipurpose PLLs directly adjacent to the transceiver block. The CDR clocks distribution network is segmented by bidirectional tri-state buffers as shown in Figure 1–29 and Figure 1–30. This requires the CDR clocks from either one of the two multipurpose PLLs to drive a number of contiguous segmented paths to reach the intended receiver channel. Interleaving the CDR clocks from the two multipurpose PLLs is not supported.

For example, based on Figure 1–29, a combination of MPLL_1 driving receiver channels 0, 1, and 3, while MPLL_2 driving receiver channel 2 is not supported. In this case, only one multipurpose PLL can be used for the receiver channels.

Figure 1–29. CDR Clocking for Transceiver Channels in F324 and Smaller Packages



Note to Figure 1–29:

(1) Transceiver channels 2 and 3 are not available for devices in F169 and smaller packages.

Figure 1–30. CDR Clocking for Transceiver Channels in F484 and Larger Packages




Table 1-13. Automatic RX Phase Compensation FIFO Read Clock Selection (Part 2 of 2)

| Channel Configuration | | Quartus II Selection |
|-----------------------|-------------------------------------|---|
| Bonded | With rate match FIFO ⁽¹⁾ | coreclkout clock feeds the FIFO read clock for the bonded channels. coreclkout clock is the common bonded low-speed clock, which also feeds the FIFO read clock and transmitter PCS in the bonded channels. |
| | Without rate match FIFO | rx_clkout clock feeds the FIFO read clock. rx_clkout is forwarded through the receiver channel from low-speed recovered clock, which also feeds the FIFO write clock. |

Note to Table 1-13:

(1) Configuration with rate match FIFO is supported in transmitter and receiver operation.


When using user-specified clock option, ensure that the clock feeding rx_coreclk port has 0 ppm difference with the RX phase compensation FIFO write clock.

Calibration Block

This block calibrates the OCT resistors and the analog portions of the transceiver blocks to ensure that the functionality is independent of process, voltage, and temperature (PVT) variations.

Figure 1-40 shows the location of the calibration block and how it is connected to the transceiver blocks.

Figure 1-40. Transceiver Calibration Blocks Location and Connection




Note to Figure 1-40:

(1) Transceiver block GXBL1 is only available for devices in F484 and larger packages.

Figure 1-67 shows the transceiver configuration in Deterministic Latency mode.

Figure 1-67. Transceiver Configuration in Deterministic Latency Mode



Both CPRI and OBSAI protocols define the serial interface connecting the base station component (specifically channel cards) and remote radio heads (specifically radio frequency cards) in a radio base station system with fiber optics. The protocols require the accuracy of round trip delay measurement for single-hop and multi-hop connections to be within ± 16.276 ns. The Cyclone IV GX transceivers support the following CPRI and OBSAI line rates using Deterministic Latency mode:

- CPRI—614.4 Mbps, 1.2288 Gbps, 2.4576 Gbps, and 3.072 Gbps
- OBSAI—768 Mbps, 1.536 Gbps, and 3.072 Gbps


 For more information about deterministic latency implementation, refer to *AN 610: Implementing Deterministic Latency for CPRI and OBSAI Protocols in Stratix IV, HardCopy IV, Arria II GX, and Cyclone IV Devices*.

Registered Mode Phase Compensation FIFO

In Deterministic Latency mode, the RX phase compensation FIFO is set to registered mode while the TX phase compensation FIFO supports optional registered mode. When set into registered mode, the phase compensation FIFO acts as a register and eliminates the latency uncertainty through the FIFOs.

Figure 1-72 shows the two paths in reverse serial loopback mode.

Figure 1-72. Reverse Serial Loopback (1)



Notes to Figure 1-72:

- (1) Grayed-Out Blocks are Not Active in this mode.
- (2) Post-CDR reverse serial loopback path.
- (3) Pre-CDR reverse serial loopback path.

Self Test Modes

Each transceiver channel in the Cyclone IV GX device contains modules for pattern generator and verifier. Using these built-in features, you can verify the functionality of the functional blocks in the transceiver channel without requiring user logic. The self test functionality is provided as an optional mechanism for debugging transceiver channels.

There are three types of supported pattern generators and verifiers:

- Built-in self test (BIST) incremental data generator and verifier—test the complete transmitter PCS and receiver PCS datapaths for bit errors with parallel loopback before the PMA blocks.
- Pseudo-random binary sequence (PRBS) generator and verifier—the PRBS generator and verifier interface with the serializer and deserializer in the PMA blocks. The advantage of using a PRBS data stream is that the randomness yields an environment that stresses the transmission medium. In the data stream, you can observe both random jitter and deterministic jitter using a time interval analyzer, bit error rate tester, or oscilloscope.
- High frequency and low frequency pattern generator—the high frequency patterns generate alternate ones and zeros and the low frequency patterns generate five ones and five zeroes. These patterns do not have a corresponding verifier.



The self-test features are only supported in Basic mode.

Document Revision History

Table 2-8 lists the revision history for this chapter.

Table 2-8. Document Revision History


| Date | Version | Changes |
|----------------|---------|--|
| September 2014 | 1.4 | <ul style="list-style-type: none"> ■ Removed the <code>rx_pll_locked</code> signal from the “Sample Reset Sequence of Receiver Only Channel—Receiver CDR in Manual Lock Mode” and the “Sample Reset Sequence of Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode” figures. |
| May 2013 | 1.3 | <ul style="list-style-type: none"> ■ Added <code>rx_pll_locked</code> to Figure 2-7 and Figure 2-9. ■ Added information on <code>rx_pll_locked</code> to “Receiver Only Channel—Receiver CDR in Manual Lock Mode” and “Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode”. |
| November 2011 | 1.2 | Updated the “All Supported Functional Modes Except the PCIe Functional Mode” section. |
| December 2010 | 1.1 | <ul style="list-style-type: none"> ■ Updated for the Quartus II software version 10.1 release. ■ Updated all <code>pll_powerdown</code> to <code>pll_aret</code>. ■ Added information about the <code>busy</code> signal in Figure 2-4, Figure 2-5, Figure 2-6, Figure 2-7, Figure 2-8, Figure 2-9, Figure 2-10, Figure 2-12, and Figure 2-13. ■ Added information for clarity (“Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode”, “Receiver Only Channel—Receiver CDR in Automatic Lock Mode”, “Receiver Only Channel—Receiver CDR in Manual Lock Mode”, “Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode”, and “Reset Sequence in Channel Reconfiguration Mode”). ■ Minor text edits. |
| July 2010 | 1.0 | Initial release. |

Option 3: Use the Respective Channel Receiver Core Clocks

- Enable this option if you want the individual channel's rx_clkout signal to provide the read clock to its respective Receive Phase Compensation FIFO.
- This option is typically enabled when the channel is reconfigured from a Basic or Protocol configuration with or without rate matching to another Basic or Protocol configuration with or without rate matching.

Figure 3–15 shows the respective rx_clkout of each channel clocking the respective receiver channels of a transceiver block.

Figure 3–15. Option 3 for Receiver Core Clocking (Channel Reconfiguration Mode)



PLL Reconfiguration Mode

Cyclone IV GX device support the PLL reconfiguration support through the ALTPLL_RECONFIG MegaWizard. You can use this mode to reconfigure the multipurpose PLL or general purpose PLL used to clock the transceiver channel without affecting the remaining blocks of the channel. When you reconfigure the multipurpose PLL or general purpose PLL of a transceiver block to run at a different data rate, all the transceiver channels listening to this multipurpose PLL or general purpose PLL also get reconfigured to the new data rate. Channel settings are not affected. When you reconfigure the multipurpose PLL or general purpose PLL to support a different data rate, you must ensure that the functional mode of the transceiver channel supports the reconfigured data rate.

The PLL reconfiguration mode can be enabled by selecting the **Enable PLL Reconfiguration** option in the ALTGX MegaWizard under **Reconfiguration Setting** tab. For multipurpose PLL or general purpose PLL reconfiguration, **.mif** files are required to dynamically reconfigure the PLL setting in order to change the output frequency of the transceiver PLL to support different data rates.

Table 1-21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

| Symbol/ Description | Conditions | C6 | | | C7, I7 | | | C8 | | | Unit |
|--|---|-----------|-----|-------|--------|-----|-------|-----|-----|-------|----------------------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| Signal detect/loss threshold | PIPE mode | 65 | — | 175 | 65 | — | 175 | 65 | — | 175 | mV |
| t_{LTR} (10) | — | — | — | 75 | — | — | 75 | — | — | 75 | μ s |
| $t_{LTR-LTD_Manual}$ (11) | — | 15 | — | — | 15 | — | — | 15 | — | — | μ s |
| t_{LTD} (12) | — | 0 | 100 | 4000 | 0 | 100 | 4000 | 0 | 100 | 4000 | ns |
| t_{LTD_Manual} (13) | — | — | — | 4000 | — | — | 4000 | — | — | 4000 | ns |
| t_{LTD_Auto} (14) | — | — | — | 4000 | — | — | 4000 | — | — | 4000 | ns |
| Receiver buffer and CDR offset cancellation time (per channel) | — | — | — | 17000 | — | — | 17000 | — | — | 17000 | recon fig_clk cycles |
| Programmable DC gain | DC Gain Setting = 0 | — | 0 | — | — | 0 | — | — | 0 | — | dB |
| | DC Gain Setting = 1 | — | 3 | — | — | 3 | — | — | 3 | — | dB |
| | DC Gain Setting = 2 | — | 6 | — | — | 6 | — | — | 6 | — | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | 1.5 V PCML | | | | | | | | | | |
| Data rate (F324 and smaller package) | — | 600 | — | 2500 | 600 | — | 2500 | 600 | — | 2500 | Mbps |
| Data rate (F484 and larger package) | — | 600 | — | 3125 | 600 | — | 3125 | 600 | — | 2500 | Mbps |
| V_{OCM} | 0.65 V setting | — | 650 | — | — | 650 | — | — | 650 | — | mV |
| Differential on-chip termination resistors | 100- Ω setting | — | 100 | — | — | 100 | — | — | 100 | — | Ω |
| | 150- Ω setting | — | 150 | — | — | 150 | — | — | 150 | — | Ω |
| Differential and common mode return loss | PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA | Compliant | | | | | | | | | — |
| Rise time | — | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | ps |
| Fall time | — | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | ps |
| Intra-differential pair skew | — | — | — | 15 | — | — | 15 | — | — | 15 | ps |
| Intra-transceiver block skew | — | — | — | 120 | — | — | 120 | — | — | 120 | ps |

I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

 The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

Glossary

Table 1-46 lists the glossary for this chapter.

Table 1-46. Glossary (Part 1 of 5)

| Letter | Term | Definitions |
|--------|--|---|
| A | — | — |
| B | — | — |
| C | — | — |
| D | — | — |
| E | — | — |
| F | f_{HSCLK} | High-speed I/O block: High-speed receiver/transmitter input and output clock frequency. |
| G | GCLK | Input pin directly to Global Clock network. |
| | GCLK PLL | Input pin to Global Clock network through the PLL. |
| H | HSIODR | High-speed I/O block: Maximum/minimum LVDS data transfer rate ($HSIODR = 1/TUI$). |
| I | Input Waveforms for the SSTL Differential I/O Standard |  |