# E·XFL

#### Intel - EP4CE15E22I8LN Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	963
Number of Logic Elements/Cells	15408
Total RAM Bits	516096
Number of I/O	81
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	144-EQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce15e22i8ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter Revision Dates	ix
Additional Information	
How to Contact Altera	Info–1
Typographic Conventions	Info–1

# Section I. Device Core

### Chapter 1. Cyclone IV FPGA Device Family Overview

Cyclone IV Device Family Features	1–1
Device Resources	1–3
Package Matrix	1–5
Cyclone IV Device Family Speed Grades	1–7
Cyclone IV Device Family Architecture	1–8
FPGA Core Fabric	1–8
I/O Features	1–9
Clock Management	1–9
External Memory Interfaces	1–9
Configuration	1–10
High-Speed Transceivers (Cyclone IV GX Devices Only)	1–10
Hard IP for PCI Express (Cyclone IV GX Devices Only)	1–11
Reference and Ordering Information	1–12
Document Revision History	1–13

# Chapter 2. Logic Elements and Logic Array Blocks in Cyclone IV Devices

Logic Elements	. 2–1
LE Features	. 2–2
LE Operating Modes	. 2–3
Normal Mode	. 2–3
Arithmetic Mode	. 2–4
Logic Array Blocks	. 2–5
Topology	. 2–5
LAB Interconnects	. 2–6
LAB Control Signals	. 2–6
Document Revision History	. 2–7

# Chapter 3. Memory Blocks in Cyclone IV Devices

Overview	3–1
Control Signals	3–3
Parity Bit Support	3–3
Byte Enable Support	3–3
Packed Mode Support	3–4
Address Clock Enable Support	3–5
Mixed-Width Support	3–6
Asynchronous Clear	3–7
Memory Modes	3–7
Single-Port Mode	3–8
Simple Dual-Port Mode	3–9

# **Document Revision History**

Table 1–10 lists the revision history for this chapter.

#### Table 1–10. Document Revision History

Date	Version	Changes
March 2016	2.0	■ Updated Table 1–4 and Table 1–5 to remove support for the N148 package.
March 2016	2.0	<ul> <li>Updated Figure 1–2 to remove support for the N148 package.</li> </ul>
April 2014	1.9	Updated "Packaging Ordering Information for the Cyclone IV E Device".
May 2013	1.8	Updated Table 1–3, Table 1–6 and Figure 1–3 to add new device options and packages.
February 2013	1.7	Updated Table 1–3, Table 1–6 and Figure 1–3 to add new device options and packages.
October 2012	1.6	Updated Table 1–3 and Table 1–4.
November 2011	1.5	<ul> <li>Updated "Cyclone IV Device Family Features" section.</li> </ul>
	1.5	■ Updated Figure 1–2 and Figure 1–3.
		<ul> <li>Updated for the Quartus II software version 10.1 release.</li> </ul>
		<ul> <li>Added Cyclone IV E new device package information.</li> </ul>
December 2010	1.4	■ Updated Table 1–1, Table 1–2, Table 1–3, Table 1–5, and Table 1–6.
		■ Updated Figure 1–3.
		<ul> <li>Minor text edits.</li> </ul>
July 2010	1.3	Updated Table 1–2 to include F484 package information.
		■ Updated Table 1–3 and Table 1–6.
March 2010	1.2	■ Updated Figure 1–3.
		<ul> <li>Minor text edits.</li> </ul>
		<ul> <li>Added Cyclone IV E devices in Table 1–1, Table 1–3, and Table 1–6 for the Quartus II software version 9.1 SP1 release.</li> </ul>
		<ul> <li>Added the "Cyclone IV Device Family Speed Grades" and "Configuration" sections.</li> </ul>
February 2010	1.1	<ul> <li>Added Figure 1–3 to include Cyclone IV E Device Packaging Ordering Information.</li> </ul>
		■ Updated Table 1–2, Table 1–4, and Table 1–5 for Cyclone IV GX devices.
		<ul> <li>Minor text edits.</li> </ul>
November 2009	1.0	Initial release.

In addition to the three general routing outputs, LEs in an LAB have register chain outputs, which allows registers in the same LAB to cascade together. The register chain output allows the LUTs to be used for combinational functions and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources.

# **LE Operating Modes**

Cyclone IV LEs operate in the following modes:

- Normal mode
- Arithmetic mode

The Quartus<sup>®</sup> II software automatically chooses the appropriate mode for common functions, such as counters, adders, subtractors, and arithmetic functions, in conjunction with parameterized functions such as the library of parameterized modules (LPM) functions. You can also create special-purpose functions that specify which LE operating mode to use for optimal performance, if required.

## **Normal Mode**

Normal mode is suitable for general logic applications and combinational functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (Figure 2–2). The Quartus II Compiler automatically selects the carry-in (cin) or the data3 signal as one of the inputs to the LUT. LEs in normal mode support packed registers and register feedback.

Figure 2–2 shows LEs in normal mode.





2–3

Table 3–1 lists the features supported by the M9K memory.

Feature	M9K Blocks						
	8192 × 1						
	4096 × 2						
	2048 × 4						
	1024 × 8						
Configurations (depth × width)	1024 × 9						
	512 × 16						
	512 × 18						
	256 × 32						
	256 × 36						
Parity bits	$\checkmark$						
Byte enable	$\checkmark$						
Packed mode	$\checkmark$						
Address clock enable	$\checkmark$						
Single-port mode	✓						
Simple dual-port mode	$\checkmark$						
True dual-port mode	$\checkmark$						
Embedded shift register mode (1)	$\checkmark$						
ROM mode	$\checkmark$						
FIFO buffer (1)	$\checkmark$						
Simple dual-port mixed width support	$\checkmark$						
True dual-port mixed width support <sup>(2)</sup>	$\checkmark$						
Memory initialization file (.mif)	$\checkmark$						
Mixed-clock mode	$\checkmark$						
Power-up condition	Outputs cleared						
Register asynchronous clears	Read address registers and output registers only						
Latch asynchronous clears	Output latches only						
Write or read operation triggering	Write and read: Rising clock edges						
Same-port read-during-write	Outputs set to Old Data or New Data						
Mixed-port read-during-write	Outputs set to Old Data or Don't Care						

 Table 3–1.
 Summary of M9K Memory Features

#### Notes to Table 3-1:

- (1) FIFO buffers and embedded shift registers that require external logic elements (LEs) for implementing control logic.
- (2) Width modes of  $\times$ 32 and  $\times$ 36 are not available.
- For information about the number of M9K memory blocks for Cyclone IV devices, refer to the *Cyclone IV Device Family Overview* chapter in volume 1 of the *Cyclone IV Device Handbook*.

GCLK Network Clock	Clock GCLK Networks																													
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
CLKIO4/DIFFCLK_2n	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	~	—	~	—	—	—	—	—	—	—			—	—	_	
CLKIO5/DIFFCLK_2p	—	—	—	—	—	—	—	—		—			—	$\checkmark$	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—		_	_	—		—	—
CLKIO6/DIFFCLK_3n	-	—	-	—	—	-	—	—		—			—	$\checkmark$	—	$\checkmark$	$\checkmark$		-	-	—	—	-	_	—	—	—	—		
CLKIO7/DIFFCLK_3p	—	—	-	—	—	—	-	—		-			$\checkmark$	—	—	$\checkmark$	—	$\checkmark$	-	—	—	—	-		_	—	—	—	_	
CLKIO8/DIFFCLK_5n	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	~	—	$\checkmark$			—	—	—		
CLKIO9/DIFFCLK_5p	-	—	-	—	—	-	—	—		—			—	-	—	-	—		-	$\checkmark$	$\checkmark$	—	-	~	—	—	—	—		
CLKIO10/DIFFCLK_4n/RE FCLK3n	_	_	_	—	—	_	_	_	—	_	—	—	_	_	_	_	_	—	_	~	_	~	~		_	—	_	—		-
CLKIO11/DIFFCLK_4p/RE FCLK3p	-	_	_	_	—	-	_	_	_	_	—	_	-	-	_	_	_	—	~	-	_	~	_	~	_		_	—		-
CLKIO12/DIFFCLK_7p/RE FCLK2p	_	_	_	_	_	_	_		_	_	_	_	_	_		_	_	_	_	_			_	_	~		~	_	~	-
CLKIO13/DIFFCLK_7n/RE FCLK2n	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	~	~	_	_	~
CLKIO14/DIFFCLK_6p	—	—	—	—	—	—	—	—		—			—	—	—	—	—		—	—	—	—	—		_	$\checkmark$	—	$\checkmark$	$\checkmark$	-
CLKIO15/DIFFCLK_6n	—	—	—	—	—	—	—	—		—			—	—	—	—	—		—	—	—	—	—		$\checkmark$	_	—	$\checkmark$	—	$\checkmark$
PLL_1_C0	$\checkmark$	—	—	~	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		$\checkmark$		—	$\checkmark$	—	~
PLL_1_C1	—	$\checkmark$	-	—	~	—	-	—		-			—	—	—	-	—		-	—	—	—	-		_	$\checkmark$	—	—	$\checkmark$	
PLL_1_C2	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		>	—	~	—		
PLL_1_C3	—	$\checkmark$	—	$\checkmark$	—	—	—	—		—			—	—	—	—	—		—	—	—	—	—			$\checkmark$	—	$\checkmark$		-
PLL_1_C4	—		$\checkmark$	—	$\checkmark$	$\checkmark$	—	—	—	—		—	—	—	—	—	—		—	—	—	—	—			—	$\checkmark$	—	$\checkmark$	$\checkmark$
PLL_2_C0	—	—	—	—	—	—	~	—	—	~		$\checkmark$	—	—	—	—	—		$\checkmark$	—	—	~	—	$\checkmark$	_	—	—	—	_	
PLL_2_C1	—		—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—	—		—	$\checkmark$	—	—	$\checkmark$		_	—	—	—	—	—
PLL_2_C2	—	—	—	—	—	—	~	—	$\checkmark$	—		—	—	—	—	—	—		$\checkmark$	—	~	—	—		_	—	—	—	_	
PLL_2_C3	—	—	—	—	—	—	—	~	—	$\checkmark$	_	—	—	—	—	_	—	_	_	$\checkmark$	—	~	$\left -\right $	—	—	-	—	—		
PLL_2_C4	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$	—		—	—	_	

### Table 5–2. GCLK Network Connections for EP4CGX30, EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices <sup>(1), (2)</sup> (Part 1 of 4)

October 2012 Altera Corporation

Signal Name	Description	Source	Destination
scanclk	Free running clock from core used in combination with phasestep to enable or disable dynamic phase shifting. Shared with scanclk for dynamic reconfiguration.	GCLK or I/O pins	PLL reconfiguration circuit
phasedone	When asserted, it indicates to core logic that the phase adjustment is complete and PLL is ready to act on a possible second adjustment pulse. Asserts based on internal PLL timing. De-asserts on the rising edge of scanclk.	PLL reconfiguration circuit	Logic array or I/O pins

Table 5-12.	<b>Dvnamic</b>	Phase	Shiftina	Control	Signals	(Part 2 of 2	1
						1	

Table 5–13 lists the PLL counter selection based on the corresponding PHASECOUNTERSELECT setting.

Table 5–13. Phase Counter Select Mapping

	phasecounterselec	Salaata					
[2]	[1]	[0]	Selects				
0	0	0	All Output Counters				
0	0	1	M Counter				
0	1	0	C0 Counter				
0	1	1	C1 Counter				
1	0	0	C2 Counter				
1	0	1	C3 Counter				
1	1	0	C4 Counter				

To perform one dynamic phase-shift, follow these steps:

- 1. Set PHASEUPDOWN and PHASECOUNTERSELECT as required.
- 2. Assert PHASESTEP for at least two SCANCLK cycles. Each PHASESTEP pulse allows one phase shift.
- 3. Deassert PHASESTEP after PHASEDONE goes low.
- 4. Wait for PHASEDONE to go high.
- 5. Repeat steps 1 through 4 as many times as required to perform multiple phaseshifts.

<code>PHASEUPDOWN</code> and <code>PHASECOUNTERSELECT</code> signals are synchronous to <code>SCANCLK</code> and must meet the  $t_{su}$  and  $t_h$  requirements with respect to the <code>SCANCLK</code> edges.

You can repeat dynamic phase-shifting indefinitely. For example, in a design where the VCO frequency is set to 1,000 MHz and the output clock frequency is set to 100 MHz, performing 40 dynamic phase shifts (each one yields 125 ps phase shift) results in shifting the output clock by 180°, in other words, a phase shift of 5 ns.

# 7. External Memory Interfaces in Cyclone IV Devices

This chapter describes the memory interface pin support and the external memory interface features of Cyclone<sup>®</sup> IV devices.

In addition to an abundant supply of on-chip memory, Cyclone IV devices can easily interface with a broad range of external memory devices, including DDR2 SDRAM, DDR SDRAM, and QDR II SRAM. External memory devices are an important system component of a wide range of image processing, storage, communications, and general embedded applications.

Altera recommends that you construct all DDR2 or DDR SDRAM external memory interfaces using the Altera<sup>®</sup> ALTMEMPHY megafunction. You can implement the controller function using the Altera DDR2 or DDR SDRAM memory controllers, third-party controllers, or a custom controller for unique application needs. Cyclone IV devices support QDR II interfaces electrically, but Altera does not supply controller or physical layer (PHY) megafunctions for QDR II interfaces.

This chapter includes the following sections:

- "Cyclone IV Devices Memory Interfaces Pin Support" on page 7–2
- "Cyclone IV Devices Memory Interfaces Features" on page 7–12
- For more information about supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to the *External Memory Interface Handbook*.

© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Table 7–2 lists the number of DQS or DQ groups supported on each side of the Cyclone IV E device.

Device	Package	Side	Number ×8 Groups	Number ×9 Groups	Number ×16 Groups	Number ×18 Groups	Number ×32 Groups	Number ×36 Groups
		Left	0	0	0	0	—	—
	144 pip EOED	Right	0	0	0	0	—	—
	144-pill EQFP	Bottom (1), (3)	1	0	0	0	—	—
		Top (1), (4)	1	0	0	0	—	—
		Left (1)	1	1	0	0	—	—
EP4CE6	256-pip LIBGA	Right <sup>(2)</sup>	1	1	0	0	—	—
EP4CE10	250-piil 080A	Bottom	2	2	1	1	—	—
		Тор	2	2	1	1	—	—
		Left (1)	1	1	0	0	—	—
	256 pip EPCA	Right <sup>(2)</sup>	1	1	0	0	—	—
	250-piii FBGA	Bottom	2	2	1	1	—	—
		Тор	2	2	1	1	—	—
		Left	0	0	0	0	—	—
	144 pip EOED	Right	0	0	0	0	—	—
		Bottom (1), (3)	1	0	0	0	—	—
		Top (1), (4)	1	0	0	0	—	—
		Left	0	0	0	0	—	—
	164 pip MPCA	Right	0	0	0	0	—	—
		Bottom (1), (3)	1	0	0	0	—	—
		Top (1), (4)	1	0	0	0	—	—
		Left	1	1	0	0	—	—
	256 pip MRCA	Right	1	1	0	0	—	—
		Bottom (1), (3)	2	2	1	1	—	—
		Top (1), (4)	2	2	1	1	—	—
EF40E15		Left (1)	1	1	0	0	—	—
	256 pip LIPCA	Right (2)	1	1	0	0	—	—
	250-piil 080A	Bottom	2	2	1	1	—	—
		Тор	2	2	1	1	—	—
		Left (1)	1	1	0	0	—	—
	256 pip EPCA	Right <sup>(2)</sup>	1	1	0	0	—	—
	250-piii FBGA	Bottom	2	2	1	1	—	—
		Тор	2	2	1	1	—	—
		Left	4	4	2	2	1	1
	484-nin EPCA	Right	4	4	2	2	1	1
	чоч-ріп град	Bottom	4	4	2	2	1	1
		Тор	4	4	2	2	1	1

devices. The internal oscillator is designed to ensure that its maximum frequency is guaranteed to meet EPCS device specifications. Cyclone IV devices offer the option to select CLKUSR as the external clock source for DCLK. You can change the clock source option in the Quartus II software in the **Configuration** tab of the **Device and Pin Options** dialog box.

P

EPCS1 does not support Cyclone IV devices because of its insufficient memory capacity.

Table 8-6. AS DCLK Output Frequency

Oscillator	Minimum	Typical	Maximum	Unit		
40 MHz	20	30	40	MHz		

In configuration mode, the Cyclone IV device enables the serial configuration device by driving the nCSO output pin low, which connects to the nCS pin of the configuration device. The Cyclone IV device uses the DCLK and DATA[1] pins to send operation commands and read address signals to the serial configuration device. The configuration device provides data on its DATA pin, which connects to the DATA[0] input of the Cyclone IV device.

All AS configuration pins (DATA[0], DCLK, nCSO, and DATA[1]) have weak internal pullup resistors that are always active. After configuration, these pins are set as input tristated and are driven high by the weak internal pull-up resistors.

The timing parameters for AS mode are not listed here because the  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ ,  $t_{CF2ST1}$ , and  $t_{CD2UM}$  timing parameters are identical to the timing parameters for PS mode shown in Table 8–12 on page 8–36.

#### **Single SRAM Object File**

The second method configures both the master device and slave devices with the same **.sof**. The serial configuration device stores one copy of the **.sof**. You must set up one or more slave devices in the chain. All the slave devices must be set up in the same way (Figure 8–5).





#### Notes to Figure 8-5:

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone IV device in AS mode and the slave devices in PS mode. To connect the MSEL pins for the master device in AS mode and slave devices in PS mode, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V<sub>CCA</sub> or GND.
- (4) Connect the series resistor at the near end of the serial configuration device.
- (5) Connect the repeater buffers between the master and slave devices for DATA[0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 8–5.
- (6) The 50-Ω series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50-Ω series resistors if the 2.5- or 3.0-V configuration voltage standard is applied.
- (7) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH\_nCE pin in AP mode. The ASDO pin functions as DATA [1] pin in AP and FPP modes.
- (8) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.
- (9) For multi-devices AS configuration using Cyclone IV E with 1,0 V core voltage, the maximum board trace-length from the serial configuration device to the junction-split on both DCLK and Data0 line is 3.5 inches.

In this setup, all the Cyclone IV devices in the chain are connected for concurrent configuration. This reduces the AS configuration time because all the Cyclone IV devices are configured in one configuration cycle. Connect the nCE input pins of all the Cyclone IV devices to GND. You can either leave the nCEO output pins on all the Cyclone IV devices unconnected or use the nCEO output pins as normal user I/O pins. The DATA and DCLK pins are connected in parallel to all the Cyclone IV devices.

Altera recommends putting a buffer before the DATA and DCLK output from the master device to avoid signal strength and signal integrity issues. The buffer must not significantly change the DATA-to-DCLK relationships or delay them with respect to other AS signals (ASDI and nCS). Also, the buffer must only drive the slave devices to ensure that the timing between the master device and the serial configuration device is unaffected.

This configuration method supports both compressed and uncompressed **.sof**. Therefore, if the configuration bitstream size exceeds the capacity of a serial configuration device, you can enable the compression feature in the **.sof** or you can select a larger serial configuration device.

# Guidelines for Connecting a Serial Configuration Device to Cyclone IV Devices for an AS Interface

For single- and multi-device AS configurations, the board trace length and loading between the supported serial configuration device and Cyclone IV device must follow the recommendations listed in Table 8–7.

Cyclone IV Device AS Pins	Maximum Board T Cyclone IV Device to Device	race Length from a a Serial Configuration (Inches)	Maximum Board Load (pF)				
	Cyclone IV E	Cyclone IV GX					
DCLK	10	6	15				
DATA [0]	10	6	30				
nCSO	10	6	30				
ASDO	10	6	30				

Table 8–7. Maximum Trace Length and Loading for AS Configuration

Note to Table 8-7:

(1) For multi-devices AS configuration using Cyclone IV E with 1,0 V core voltage, the maximum board trace-length from the serial configuration device to the junction-split on both DCLK and Data0 line is 3.5 inches.

#### **Estimating AS Configuration Time**

AS configuration time is dominated by the time it takes to transfer data from the serial configuration device to the Cyclone IV device. This serial interface is clocked by the Cyclone IV device DCLK output (generated from a 40-MHz internal oscillator for Cyclone IV E devices, a 20- or 40-MHz internal oscillator, or an external CLKUSR of up to 40 MHz for Cyclone IV GX devices).

Equation 8–2 and Equation 8–3 show the configuration time calculations.

#### Equation 8-2.

```
Size \times \left(\frac{\text{maximum DCLK period}}{1 \text{ bit}}\right) = estimated maximum configuration ti
```

#### Equation 8-3.

9,600,000 bits  $\times \left(\frac{50 \text{ ns}}{1 \text{ bit}}\right) = 480 \text{ ms}$ 

- The **.rbf** used by the JRunner software driver cannot be a compressed **.rbf** because the JRunner software driver uses JTAG-based configuration. During JTAG-based configuration, the real-time decompression feature is not available.
- **C** For more information about the JRunner software driver, refer to *AN* 414: JRunner *Software Driver: An Embedded Solution for PLD JTAG Configuration* and the source files on the Altera website at (www.altera.com).

### **Combining JTAG and AS Configuration Schemes**

You can combine the AS configuration scheme with the JTAG-based configuration (Figure 8–28). This setup uses two 10-pin download cable headers on the board. One download cable is used in JTAG mode to configure the Cyclone IV device directly through the JTAG interface. The other download cable is used in AS mode to program the serial configuration device in-system through the AS programming interface. If you try configuring the device using both schemes simultaneously, JTAG configuration takes precedence and AS configuration terminates.

#### ACTIVE\_DISENGAGE

The ACTIVE\_DISENGAGE instruction places the active configuration controller (AS and AP) into an idle state prior to JTAG programming. The two purposes of placing the active controller in an idle state are:

- To ensure that it is not trying to configure the device during JTAG programming
- To allow the controllers to properly recognize a successful JTAG programming that results in the device reaching user mode

The ACTIVE\_DISENGAGE instruction is required before JTAG programming regardless of the current state of the Cyclone IV device if the MSEL pins are set to an AS or AP configuration scheme. If the ACTIVE\_DISENGAGE instruction is issued during a passive configuration scheme (PS or FPP), it has no effect on the Cyclone IV device. Similarly, the CONFIG\_IO instruction is issued after an ACTIVE\_DISENGAGE instruction, but is no longer required to properly halt configuration. Table 8–17 lists the required, recommended, and optional instructions for each configuration mode. The ordering of the required instructions is a hard requirement and must be met to ensure functionality.

	Configuration Scheme and Current State of the Cyclone IV Device												
JTAG Instruction	Prior to User Mode (Interrupting Configuration)					User Mode				Power Up			
	PS	FPP	AS	AP	PS	FPP	AS	AP	PS	FPP	AS	AP	
ACTIVE_DISENGAGE	0	0	R	R	0	0	0	R	0	0	R	R	
CONFIG_IO	Rc	Rc	0	0	0	0	0	0	NA	NA	NA	NA	
Other JTAG instructions	0	0	0	0	0	0	0	0	0	0	0	0	
JTAG_PROGRAM	R	R	R	R	R	R	R	R	R	R	R	R	
CHECK_STATUS	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	
JTAG_STARTUP	R	R	R	R	R	R	R	R	R	R	R	R	
JTAG TAP Reset/other instruction	R	R	R	R	R	R	R	R	R	R	R	R	

#### Table 8–17. JTAG Programming Instruction Flows (1)

#### Note to Table 8-17:

(1) "R" indicates that the instruction must be executed before the next instruction, "O" indicates the optional instruction, "Rc" indicates the recommended instruction, and "NA" indicates that the instruction is not allowed in this mode.

In the AS or AP configuration scheme, the ACTIVE\_DISENGAGE instruction puts the active configuration controller into idle state. If a successful JTAG programming is executed, the active controller is automatically re-engaged after user mode is reached through JTAG programming. This causes the active controller to transition to their respective user mode states.

If JTAG programming fails to get the Cyclone IV device to enter user mode and re-engage active programming, there are available methods to achieve this:

■ In AS configuration scheme, you can re-engage the AS controller by moving the JTAG TAP controller to the reset state or by issuing the ACTIVE\_ENGAGE instruction.

The Cyclone IV GX device includes a hard intellectual property (IP) implementation of the PCIe MegaCore<sup>®</sup> functions, supporting Gen1 ×1, ×2, and ×4 initial lane widths configured in the root port or endpoint mode. For more information, refer to "PCI-Express Hard IP Block" on page 1–46.

# **Transceiver Architecture**

Cyclone IV GX devices offer either one or two transceiver blocks per device, depending on the package. Each block consists of four full-duplex (transmitter and receiver) channels, located on the left side of the device (in a die-top view). Figure 1–1 and Figure 1–2 show the die-top view of the transceiver block and related resource locations in Cyclone IV GX devices.





#### Note to Figure 1–1:

(1) Channel 2 and Channel 3 are not available in the F169 and smaller packages.

## **PIPE Interface**

The PIPE interface provides a standard interface between the PCIe-compliant PHY and MAC layer as defined by the version 2.00 of the PIPE Architecture specification for Gen1 (2.5 Gbps) signaling rate. Any core or IP implementing the PHY MAC, data link, and transaction layers that supports PIPE 2.00 can be connected to the Cyclone IV GX transceiver configured in PIPE mode. Table 1–15 lists the PIPE-specific ports available from the Cyclone IV GX transceiver configured in PIPE mode and the corresponding port names in the PIPE 2.00 specification.

Transceiver Port Name	PIPE 2.00 Port Name
tx_datain[150] <sup>(1)</sup>	TxData[150]
<pre>tx_ctrlenable[10] (1)</pre>	TxDataK[10]
rx_dataout[150] <sup>(1)</sup>	RxData[150]
rx_ctrldetect[10] <sup>(1)</sup>	RxDataK[10]
tx_detectrxloop	TxDetectRx/Loopback
tx_forceelecidle	TxElecIdle
tx_forcedispcompliance	TxCompliance
pipe8b10binvpolarity	RxPolarity
powerdn[10] <sup>(2)</sup>	PowerDown[10]
pipedatavalid	RxValid
pipephydonestatus	PhyStatus
pipeelecidle	RxElecIdle
pipestatus	RxStatus[20]

Table 1–15. Transceiver-FPGA Fabric Interface Ports in PIPE Mode

#### Notes to Table 1-15:

(1) When used with PCIe hard IP block, the byte SERDES is not used. In this case, the data ports are 8 bits wide and control identifier is 1 bit wide.

(2) Cyclone IV GX transceivers do not implement power saving measures in lower power states (P0s, P1, and P2), except when putting the transmitter buffer in electrical idle in the lower power states.

### **Receiver Detection Circuitry**

In PIPE mode, the transmitter supports receiver detection function with a built-in circuitry in the transmitter PMA. The PCIe protocol requires the transmitter to detect if a receiver is present at the far end of each lane as part of the link training and synchronization state machine sequence. This feature requires the following conditions:

- transmitter output buffer to be tri-stated
- have OCT utilization
- 125 MHz clock on the fixedclk port

The circuit works by sending a pulse on the common mode of the transmitter. If an active PCIe receiver is present at the far end, the time constant of the step voltage on the trace is higher compared to when the receiver is not present. The circuitry monitors the time constant of the step signal seen on the trace to decide if a receiver was detected.

Figure 1–68 shows the transceiver channel datapath and clocking when configured in SDI mode.





Note to Figure 1–68:

(1) High-speed recovered clock.

Term	Description
	A file with the <b>.mif</b> extension will be generated for <b>.mif</b> -based reconfiguration mode. It can be either in Channel Reconfiguration mode or PLL Reconfiguration mode.
Memory Initialization File, also known as <b>.mif</b>	<ul> <li>Channel Reconfiguration mode—this file contains information about the various ALTGX MegaWizard Plug-In Manager options that you set. Each word in the .mif is 16 bits wide. The dynamic reconfiguration controller writes information from the .mif into the transceiver channel.</li> </ul>
	PLL Reconfiguration mode—this file contains information about the various PLL parameters and settings that you use to configure the transceiver PLL to different output frequency. The .mif file is 144 × 1-bit size. During PLL reconfiguration mode, the PLL reconfiguration controller shifts these 144-bit serially into the transceiver PLL.
PMA controls	Represents analog controls (Voltage Output Differential $[V_{op}]$ , Pre-emphasis, DC Gain, and Manual Equalization) as displayed in both the ALTGX and ALTGX_RECONFIG MegaWizard Plug-In Managers.
Transceiver channel	Refers to a transmitter channel, a receiver channel, or a duplex channel that has both PMA and PCS blocks.

Table 3–1. Glossary of Terms Used in this Chapter (Part 2 of 2)

# **Dynamic Reconfiguration Controller Architecture**

The dynamic reconfiguration controller is a soft intellectual property (IP) that utilizes FPGA-fabric resources. You can use only one controller per transceiver block. You cannot use the dynamic reconfiguration controller to control multiple Cyclone IV devices or any off-chip interfaces.

#### **Option 1: Share a Single Transmitter Core Clock Between Receivers**

- Enable this option if you want tx\_clkout of the first channel (channel 0) of the transceiver block to provide the read clock to the Receive Phase Compensation FIFOs of the remaining receiver channels in the transceiver block.
- This option is typically enabled when all the channels of a transceiver block are in a Basic or Protocol configuration with rate matching enabled and are reconfigured to another Basic or Protocol configuration with rate matching enabled.

Figure 3–13 shows the sharing of channel 0's tx\_clkout between all four channels of a transceiver block.





# **DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

## **Supply Current**

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1–6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

Symbol	Parameter	Conditions	Device	Min	Тур	Max	Unit
I <sub>I</sub>	Input pin leakage current	$V_I = 0 V \text{ to } V_{CCIOMAX}$	_	-10	_	10	μA
I <sub>OZ</sub>	Tristated I/O pin leakage current	$V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$		-10		10	μA

Notes to Table 1-6:

(1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V<sub>CCI0</sub> settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

(2) The 10  $\mu$ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

### **Bus Hold**

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

 Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2)<sup>(1)</sup>

		V <sub>CC10</sub> (V)												
Parameter	Condition	1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold low, sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μΑ
Bus hold high, sustaining current	V <sub>IN</sub> < V <sub>IL</sub> (minimum)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μΑ
Bus hold low, overdrive current	$0 V < V_{IN} < V_{CCIO}$		125	_	175	_	200	_	300	_	500	_	500	μA
Bus hold high, overdrive current	$0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CCIO}}$		-125		-175		-200		-300		-500		-500	μA

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.



Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode

