Intel - EP4CE15F17I8L Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	963
Number of Logic Elements/Cells	15408
Total RAM Bits	516096
Number of I/O	165
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce15f17i8l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



 For more information, refer to the *External Memory Interfaces in Cyclone IV Devices* chapter.

Configuration

Cyclone IV devices use SRAM cells to store configuration data. Configuration data is downloaded to the Cyclone IV device each time the device powers up. Low-cost configuration options include the Altera EPCS family serial flash devices and commodity parallel flash configuration options. These options provide the flexibility for general-purpose applications and the ability to meet specific configuration and wake-up time requirements of the applications.

Table 1-9 lists which configuration schemes are supported by Cyclone IV devices.

Table 1–9. Configuration Schemes for Cyclone IV Device Family

Devices	Supported Configuration Scheme
Cyclone IV GX	AS, PS, JTAG, and FPP (1)
Cyclone IV E	AS, AP, PS, FPP, and JTAG

Note to Table 1-9:

(1) The FPP configuration scheme is only supported by the EP4CGX30F484 and EP4CGX50/75/110/150 devices.

IEEE 1149.6 (AC JTAG) is supported on all transceiver I/O pins. All other pins support IEEE 1149.1 (JTAG) for boundary scan testing.

For more information, refer to the *JTAG Boundary-Scan Testing for Cyclone IV Devices* chapter.

For Cyclone IV GX devices to meet the PCIe 100 ms wake-up time requirement, you must use passive serial (PS) configuration mode for the EP4CGX15/22/30 devices and use fast passive parallel (FPP) configuration mode for the EP4CGX30F484 and EP4CGX50/75/110/150 devices.

For more information, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.

The cyclical redundancy check (CRC) error detection feature during user mode is supported in all Cyclone IV GX devices. For Cyclone IV E devices, this feature is only supported for the devices with the core voltage of 1.2 V.

For more information about CRC error detection, refer to the *SEU Mitigation in Cyclone IV Devices* chapter.

High-Speed Transceivers (Cyclone IV GX Devices Only)

Cyclone IV GX devices contain up to eight full duplex high-speed transceivers that can operate independently. These blocks support multiple industry-standard communication protocols, as well as Basic mode, which you can use to implement your own proprietary protocols. Each transceiver channel has its own pre-emphasis and equalization circuitry, which you can set at compile time to optimize signal integrity and reduce bit error rates. Transceiver blocks also support dynamic reconfiguration, allowing you to change data rates and protocols on-the-fly. Figure 1–1 shows the structure of the Cyclone IV GX transceiver.





For more information, refer to the *Cyclone IV Transceivers Architecture* **chapter**.

Hard IP for PCI Express (Cyclone IV GX Devices Only)

Cyclone IV GX devices incorporate a single hard IP block for ×1, ×2, or ×4 PCIe (PIPE) in each device. This hard IP block is a complete PCIe (PIPE) protocol solution that implements the PHY-MAC layer, Data Link Layer, and Transaction Layer functionality. The hard IP for the PCIe (PIPE) block supports root-port and end-point configurations. This pre-verified hard IP block reduces risk, design time, timing closure, and verification. You can configure the block with the Quartus II software's PCI Express Compiler, which guides you through the process step by step.

For more information, refer to the PCI Express Compiler User Guide.

Figure 6–1 shows the Cyclone IV devices IOE structure for single data rate (SDR) operation.



Figure 6-1. Cyclone IV IOEs in a Bidirectional I/O Configuration for SDR Mode

Note to Figure 6–1:

(1) Tri-state control is not available for outputs configured with true differential I/O standards.

I/O Element Features

The Cyclone IV IOE offers a range of programmable features for an I/O pin. These features increase the flexibility of I/O utilization and provide a way to reduce the usage of external discrete components, such as pull-up resistors and diodes.

Programmable Current Strength

The output buffer for each Cyclone IV I/O pin has a programmable current strength control for certain I/O standards.

The LVTTL, LVCMOS, SSTL-2 Class I and II, SSTL-18 Class I and II, HSTL-18 Class I and II, HSTL-15 Class I and II, and HSTL-12 Class I and II I/O standards have several levels of current strength that you can control.

I/O Standard	IOH/IOL Current Strength Setting (mA) ⁽¹⁾ , ⁽⁹⁾		R _s OC Calib Setting,	${\rm R}_{\rm S}$ OCT with Calibration Setting, Ohm (Ω)		R _s OCT Without Calibration Setting, Ohm (Ω)		Cyclone IV GX I/O Banks	Slew Rate Option	PCI- clamp Diode			
	Column I/O	Row I/O	Column I/O	Row I/O ⁽⁸⁾	Column I/O	Row I/O ⁽⁸⁾	Support	Support	(6)	Support			
BLVDS	8,12,16	8,12,16	_	—	—	—	1,2,3,4,				3,4,5,6, 7,8	0,1, 2	—
LVDS (3)	—	—	—	_	—	—					_	—	
PPDS (3), (4)	—	—	—					4, 8 5,6					
RSDS and mini- LVDS ^{(3), (4)}	—	_	_	_	—	—	5,6,7,8		_	—			
Differential LVPECL	—	—	_	_	_	_		3,4,5,6, 7,8	_	_			

Table 6-2. Cyclone IV Device I/O Features Support (Part 2 of 2)

Notes to Table 6-2:

(1) The default current strength setting in the Quartus II software is 50-Ω OCT without calibration for all non-voltage reference and HSTL/SSTL Class I I/O standards. The default setting is 25-Ω OCT without calibration for HSTL/SSTL Class II I/O standards.

(2) The differential SSTL-18 and SSTL-2, differential HSTL-18, HSTL-15, and HSTL-12 I/O standards are supported only on clock input pins and PLL output clock pins.

(3) True differential (PPDS, LVDS, mini-LVDS, and RSDS I/O standards) outputs are supported in row I/O banks 1, 2, 5, and 6 only for Cyclone IV E devices and right I/O banks 5 and 6 only for Cyclone IV GX devices. Differential outputs in column I/O banks require an external resistor network.

(4) This I/O standard is supported for outputs only.

(5) This I/O standard is supported for clock inputs only

(6) The default Quartus II slew rate setting is in bold; 2 for all I/O standards that supports slew rate option.

(7) Differential SSTL-18, differential HSTL-18, HSTL-15, and HSTL-12 I/O standards do not support Class II output.

(8) Cyclone IV GX devices only support right I/O pins.

(9) Altera not only offers current strength that meets the industrial standard specification but also other additional current strengths.

For more details about the differential I/O standards supported in Cyclone IV I/O banks, refer to "High-Speed I/O Interface" on page 6–24.

On-Chip Series Termination with Calibration

Cyclone IV devices support R_S OCT with calibration in the top, bottom, and right I/O banks. The R_S OCT calibration circuit compares the total impedance of the I/O buffer to the external 25- $\Omega \pm 1\%$ or 50- $\Omega \pm 1\%$ resistors connected to the RUP and RDN pins, and dynamically adjusts the I/O buffer impedance until they match (as shown in Figure 6–2).

Chapter 6: I/O Banks
I/O Features in Cyclone IV Devices

Table 6-4. Number of VREF Pins Per I/O Bank for Cyclone IV E Devices (Part 2 of 2)

EP4CE40 **EP4CE115** EP4CE22 EP4CE10 EP4CE15 EP4CE30 EP4CE55 EP4CE75 EP4CE6 Device 256-UBGA 144-EQPF 144-EQPF 256-UBGA 256-FBGA 780-FBGA 484-FBGA 256-FBGA 324-FBGA 780-FBGA 256-UBGA 164-MBGA 256-MBGA 256-UBGA 484-FBGA 484-UBGA 484-FBGA 484-FBGA 484-FBGA 256-FBGA 484-FBGA 324-FBGA 780-FBGA 484-UBGA 780-FBGA 484-UBGA 780-FBGA 144-EQPF 144-EQPF 256-FBGA I/O Bank (1) 3 2 2 2 3 3 3 8 1 2 2 2 2 2 2 4 4 4 4 4 3 1 4 4

Note to Table 6-4:

(1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as output only.

es
;

Device	4CGX15	4CG	i X22	4CGX30		4CGX50		4CGX75		4CGX110		4CGX150				
I/O Bank (1)	169-FBGA	169-FBGA	324-FBGA	169-FBGA	324-FBGA	484-FBGA	484-FBGA	672-FBGA	484-FBGA	672-FBGA	484-FBGA	672-FBGA	896-FBGA	484-FBGA	672-FBGA	896-FBGA
3	1	-	1		1	3	:	3	3	3		3			3	
4	1	-	1		1	3		3	3	3		3			3	
5	1	-	1		1	3	:	3	3	3		3			3	
6	1	-	1		1	3		3	3	3		3			3	
7	1	-	1		1	3	:	3	3	3		3			3	
8 (2)	1	-	1		1	3		3	3	3		3			3	

Notes to Table 6-5:

(1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as output only.

(2) Bank 9 does not have VREF pin. If input pins with VREF I/O standards are used in bank 9 during user mode, it shares the VREF pin in bank 8.

Each Cyclone IV I/O bank has its own VCCIO pins. Each I/O bank can support only one V_{CCIO} setting from among 1.2, 1.5, 1.8, 2.5, 3.0, or 3.3 V. Any number of supported single-ended or differential standards can be simultaneously supported in a single I/O bank, as long as they use the same V_{CCIO} levels for input and output pins.

- 3. Click the **Configuration** tab.
- 4. Turn on Generate compressed bitstreams.
- 5. Click OK.
- 6. In the Settings dialog box, click OK.

You can enable compression when creating programming files from the **Convert Programming Files** dialog box. To enable compression, perform the following steps:

- 1. On the File menu, click Convert Programming Files.
- 2. Under **Output programming file**, select your desired file type from the **Programming file type** list.
- 3. If you select **Programmer Object File (.pof)**, you must specify the configuration device in the **Configuration device** list.
- 4. Under Input files to convert, select SOF Data.
- 5. Click Add File to browse to the Cyclone IV device SRAM object files (.sof).
- 6. In the **Convert Programming Files** dialog box, select the **.pof** you added to **SOF Data** and click **Properties**.
- 7. In the SOF File Properties dialog box, turn on the Compression option.

When multiple Cyclone IV devices are cascaded, you can selectively enable the compression feature for each device in the chain. Figure 8–1 shows a chain of two Cyclone IV devices. The first device has compression enabled and receives compressed bitstream from the configuration device. The second device has the compression feature disabled and receives uncompressed data. You can generate programming files for this setup in the **Convert Programming Files** dialog box.

Figure 8–1. Compressed and Uncompressed Configuration Data in the Same Configuration File



Configuration Requirement

This section describes Cyclone IV device configuration requirement and includes the following topics:

- "Power-On Reset (POR) Circuit" on page 8–4
- "Configuration File Size" on page 8–4
- "Power Up" on page 8–6

If you configure a master device with an SFL design, the master device enters user mode even though the slave devices in the multiple device chain are not being configured. The master device enters user mode with a SFL design even though the CONF_DONE signal is externally held low by the other slave devices in chain. Figure 8–29 shows the JTAG configuration of a single Cyclone IV device with a SFL design.



Figure 8–29. Programming Serial Configuration Devices In-System Using the JTAG Interface

Notes to Figure 8-29:

- (1) Connect the pull-up resistors to the V_{CCIO} supply of the bank in which the pin resides.
- (2) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL for AS configuration schemes, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V_{CCA} or GND.
- (3) Pin 6 of the header is a V₁₀ reference voltage for the MasterBlaster output driver. The V₁₀ must match the V_{CCA} of the device. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. When using the ByteBlasterMV download cable, this pin is a no connect. When using USB-Blaster, ByteBlaster II, and EthernetBlaster cables, this pin is connected to nCE when it is used for AS programming, otherwise it is a no connect.
- (4) You must connect the nCE pin to GND or driven low for successful JTAG configuration.
- (5) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (6) Power up the V_{CC} of the EthernetBlaster, ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5- V V_{CCA} supply. Third-party programmers must switch to 2.5 V. Pin 4 of the header is a V_{CC} power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.
- (7) Connect the series resistor at the near end of the serial configuration device.
- (8) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH_nCE pin in AP mode. The ASDO pin functions as DATA[1] pin in AP and FPP modes.
- (9) Resistor value can vary from 1 k Ω to 10 k Ω .
- (10) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.

ISP of the Configuration Device

In the second stage, the SFL design in the master device allows you to write the configuration data for the device chain into the serial configuration device with the Cyclone IV device JTAG interface. The JTAG interface sends the programming data for the serial configuration device to the Cyclone IV device first. The Cyclone IV device then uses the ASMI pins to send the data to the serial configuration device.

Pin Name	User Mode	Configuration Scheme	Pin Type	Description
				In an AS or PS configuration scheme, DATA [72] function as user I/O pins during configuration, which means they are tri-stated.
	1/0		Inputs (FPP).	After FPP configuration, DATA [72] are available as user I/O pins and the state of these pin depends on the Dual-Purpose Pin settings.
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		(AP) ⁽²⁾	In an AP configuration scheme, for Cyclone IV E devices only, the byte-wide or word-wide configuration data is presented to the target Cyclone IV E device on DATA[70] or DATA[150], respectively. After AP configuration, DATA[72] are dedicated bidirectional pins with optional user control. ⁽²⁾
				Data inputs. Word-wide configuration data is presented to the target Cyclone IV E device on DATA[150].
DATA [158]	I/O	AP (2)	Bidirectional	In a PS, FPP, or AS configuration scheme, DATA [15:8] function as user I/O pins during configuration, which means they are tri stated.
				After AP configuration, DATA [15:8] are dedicated bidirectional pins with optional user control.
PADD [230]	I/O	AP (2)	Output	In AP mode, it is a 24-bit address bus from the Cyclone IV E device to the parallel flash. Connects to the A [24:1] bus on the Micron P30 or P33 flash.
nRESET	I/O	AP (2)	Output	Active-low reset output. Driving the nRESET pin low resets the parallel flash. Connects to the RST# pin on the Micron P30 or P33 flash.
nAVD	I/O	AP (2)	Output	Active-low address valid output. Driving the nAVD pin low during read or write operation indicates to the parallel flash that a valid address is present on the PADD $[230]$ address bus. Connects to the ADV# pin on the Micron P30 or P33 flash.
nOE	I/O	AP ⁽²⁾	Output	Active-low output enable to the parallel flash. During the read operation, driving the nOE pin low enables the parallel flash outputs (DATA [150]). Connects to the OE# pin on the Micron P30 or P33 flash.
nWE	I/O	AP ⁽²⁾	Output	Active-low write enable to the parallel flash. During the write operation, driving the nWE pin low indicates to the parallel flash that data on the DATA [150] bus is valid. Connects to the WE# pin on the Micron P30 or P33 flash.

Table 8-20	. Dedicated	Configuration P	ins on the	Cyclone IV	Device	(Part 4 of 4)
------------	-------------	-----------------	------------	------------	--------	---------------

Note to Table 8-20:

(1) If you are accessing the EPCS device with the ALTASMI_PARALLEL megafunction or your own user logic in user mode, in the **Device and Pin Options** window of the Quartus II software, in the **Dual-Purpose Pins** category, select **Use as regular I/O** for this pin.

(2) The AP configuration scheme is for Cyclone IV E devices only.

- The divisor value divides the frequency of the configuration oscillator output clock. This output clock is used as the clock source for the error detection process.
- 8. Click OK.



Canacitive Loading	Board Trace Model 1/0 Timing
General Configuration Pro	gramming Files Unused Pins Dual-Purpose Pin
Voltage Pin	Placement Error Detection CRC
Specify whether error detection Cl	RC is used and the rate at which it is checked.
Enable error detection CRC	
🔲 Enable Open Drain on CRC E	rror pin
Divide error check frequency by:	2
Description:	
Description: Specifies error detection CRC uss is turned on, the device checks t Any changes in the data while th this feature in Stratix, Cyclone, or	age for the selected device. If error detection CRC he validity of the programming data in the device. e device is in operation generates an error. Using Stratix GX will cause a reduction in device speed.
Description: Specifies error detection CRC usa is turned on, the device checks t Any changes in the data while th this feature in Stratix, Cyclone, or	age for the selected device. If error detection CRC he validity of the programming data in the device, e device is in operation generates an error. Using Stratix GX will cause a reduction in device speed.
Description: Specifies error detection CRC usa is turned on, the device checks t Any changes in the data while th this feature in Stratix, Cyclone, or	age for the selected device. If error detection CRC he validity of the programming data in the device. e device is in operation generates an error. Using Stratix GX will cause a reduction in device speed. Reset

Accessing Error Detection Block Through User Logic

The error detection circuit stores the computed 32-bit CRC signature in a 32-bit register, which is read out by user logic from the core. The cycloneiv_crcblock primitive is a WYSIWYG component used to establish the interface from the user logic to the error detection circuit. The cycloneiv_crcblock primitive atom contains the input and output ports that must be included in the atom. To access the logic array, the cycloneiv_crcblock WYSIWYG atom must be inserted into your design.

For example, when operating an EP4CGX150 transmitter channel at 3.125 Gbps without byte serializer, the FPGA fabric frequency is 312.5 MHz (3.125 Gbps/10). This implementation violates the frequency limit and is not supported. Channel operation at 3.125 Gbps is supported when byte serializer is used, where the FPGA fabric frequency is 156.25 MHz (3.125 Gbps/20).

The byte serializer forwards the least significant byte first, followed by the most significant byte.

8B/10B Encoder

The optional 8B/10B encoder generates 10-bit code groups with proper disparity from the 8-bit data and 1-bit control identifier as shown in Figure 1–5.

The encoder is compliant with Clause 36 of the *IEEE 802.3 Specification*.

Figure 1–5. 8B/10B Encoder Block Diagram



The 1-bit control identifier (tx_ctrlenable) port controls the 8-bit translation to either a 10-bit data word (Dx.y) or a 10-bit control word (Kx.y). Figure 1–6 shows the 8B/10B encoding operation with the tx_ctrlenable port, where the second 8'hBC data is encoded as a control word when tx_ctrlenable port is asserted, while the rest of the data is encoded as a data word.





The IEEE 802.3 8B/10B encoder specification identifies only a set of 8-bit characters for which the tx_ctrlenable port should be asserted. If you assert tx_ctrlenable port for any other set of characters, the 8B/10B encoder might encode the output 10-bit code as an invalid code (it does not map to a valid Dx.y or Kx.y code), or an unintended valid Dx.y code, depending on the value entered. It is possible for a downstream 8B/10B decoder to decode an invalid control word into a valid Dx.y code without asserting any code error flags. Altera recommends not to assert tx_ctrlenable port for unsupported 8-bit characters.

Figure 1–36 and Figure 1–37 show the independent high-speed clock and bonded low-speed clock distributions for transceivers in F324 and smaller packages, and in F484 and larger packages in bonded (×2 and ×4) channel configuration.

Figure 1–36. Clock Distribution in Bonded (×2 and ×4) Channel Configuration for Transceivers in F324 and Smaller Packages.



Notes to Figure 1-36:

- (1) Transceiver channels 2 and 3 are not available for devices in F169 and smaller packages.
- (2) High-speed clock.
- (3) Low-speed clock.
- (4) Bonded common low-speed clock path.

Figure 1–59 shows an example of rate match FIFO insertion in the case where one symbol must be inserted. Because the rate match FIFO can only insert /I2/ ordered sets, it inserts one /I2/ ordered set (two symbols inserted).

First /I2/ Second /I2/ Ordered Set Ordered Set Dx.y K28 5 D16.2 D16.2 datain K28 5 Dx.y K28.5 D16.2 K28 5 D16 2 K28.5 D16.2 Dx.y dataout rx_rmfifodatainserted

Figure 1–59. Example of Rate Match FIFO Insertion in GIGE Mode

The rate match FIFO does not insert or delete code groups automatically to overcome FIFO empty or full conditions. In this case, the rate match FIFO asserts the rx_rmfifofull and rx_rmfifoempty flags for at least two recovered clock cycles to indicate rate match FIFO full and empty conditions, respectively. You must then assert the rx_digitalreset signal to reset the receiver PCS blocks.

Serial RapidIO Mode

Serial RapidIO mode provides the non-bonded (×1) transceiver channel datapath configuration for SRIO protocol implementation. The Cyclone IV GX transceiver provides the PMA and the following PCS functions:

- 8B/10B encoding and decoding
- lane synchronization state machine

Cyclone IV GX transceivers do not have built-in support for some PCS functions such as pseudo-random idle sequence generation and lane alignment in ×4 bonded channel configuration. If required, you must implement these functions in a user logics or external circuits.

The RapidIO Trade Association defines a high-performance, packet-switched interconnect standard to pass data and control information between microprocessors, digital signals, communications, network processes, system memories, and peripheral devices. The SRIO physical layer specification defines serial protocol running at 1.25 Gbps, 2.5 Gbps, and 3.125 Gbps in either single-lane (×1) or bonded four-lane (×4) at each line rate. Cyclone IV GX transceivers support single-lane (×1) configuration at all three line rates. Four ×1 channels configured in Serial RapidIO mode can be instantiated to achieve one non-bonded ×4 SRIO link. When implementing four ×1 SRIO channels, the receivers do not have lane alignment or deskew capability.

- Channel alignment is acquired if three additional aligned ||A|| columns are observed at the output of the deskew FIFOs of the four channels after alignment of the first ||A|| column.
- Channel alignment is indicated by the assertion of rx_channelaligned signal.
- After acquiring channel alignment, if four misaligned ||A|| columns are seen at the output of the deskew FIFOs in all four channels with no aligned ||A|| columns in between, the rx_channelaligned signal is deasserted, indicating loss of channel alignment.

Figure 1–65 shows lane skew at the receiver input and how the deskew FIFO uses the /A/ code group to align the channels.

Lane 0 Κ к R А Κ R R Κ Κ R κ R Lane 1 Κ Κ R А Κ R R Κ Κ R Κ R Lanes skew at receiver input Lane 2 Κ Κ R А Κ R R Κ Κ R Κ R κ Κ R А Κ R R Κ κ R Κ R Lane 3 Lane 0 Κ Κ R А Κ R R Κ Κ R Κ R Lane 1 Κ Κ R κ R R κ Κ R Κ R А Lanes are deskewed by lining up the "Align"/A/ code groups R R R κ к R R Lane 2 Κ Κ А Κ Κ R κ R R κ Κ R R Κ Κ А Κ Lane 3 /A/ column

Figure 1–65. Deskew FIFO–Lane Skew at the Receiver Input

Lane Synchronization

In XAUI mode, the word aligner is configured in automatic synchronization state machine mode that is compliant to the PCS synchronization state diagram specified in clause 48 of the IEEE P802.3ae specification. Table 1–23 lists the synchronization state machine parameters that implements the lane synchronization in XAUI mode.

Table 1–23. Synchronization State Machine Parameters (1)

Parameter	Value
Number of valid synchronization (/K28.5/) code groups received to achieve synchronization	4
Number of erroneous code groups received to lose synchronization	4
Number of continuous good code groups received to reduce the error count by one	4

Note to Table 1–23:

(1) The word aligner supports 7-bit and 10-bit pattern lengths in XAUI mode.

Block	Port Name	Input/ Output	Clock Domain	Description			
				Transceiver block power down.			
	gxb_powerdown	Input	Asynchronous signal	 When asserted, all digital and analog circuitry in the PCS, HSSI, CDR, and PCIe modules are powered down. 			
				 Asserting the gxb_powerdown signal does not power down the refclk buffers. 			
			Asynchronous signal.	Transmitter PCS reset			
Reset & Power Down	tx_digitalreset	Input	width is two parallel clock cycles.	 When asserted, the transmitter PCS blocks are reset. 			
			Asynchronous signal.	Receiver PMA reset.			
	rx_analogreset	Input	The minimum pulse width is two parallel clock cycles.	 When asserted, analog circuitry in the receiver PMA block is reset. 			
			Asynchronous signal.	Dessiver DCC reset			
	rx_digitalreset	Input	width is two parallel	 When asserted, the receiver PCS blocks are reset. 			
			clock cycles.				
		Input		Dynamic reconfiguration clock.			
	reconfig_clk		Clock signal	 Also used for offset cancellation except in PIPE mode. 			
Reconfiguration				 For the supported frequency range for this clock, refer to the Cyclone IV Device Data Sheet chapter. 			
	reconfig_togxb	Input	Asynchronous signal	From the dynamic reconfiguration controller.			
	reconfig_fromgxb	Output	Asynchronous signal	To the dynamic reconfiguration controller.			
Calibration Block	cal_blk_clk	Input	Clock signal	Clock for the transceiver calibration block.			
Calibration Diock	cal_blk_powerdown	Input	Asynchronous signal	Calibration block power down control.			
				BIST or PRBS test completion indicator.			
	rx_bistdone	Output	Asynchronous signal	 A high level during BIST test mode indicates the verifier either receives complete pattern cycle or detects an error and stays asserted until being reset using the rx_digitalreset port. 			
Test Mode				 A high level during PRBS test mode indicates the verifier receives complete pattern cycle and stays asserted until being reset using the rx_digitalreset port. 			
				BIST or PRBS verifier error indicator			
	rx_bisterr	Output	Asynchronous signal	 In BIST test mode, the signal stays asserted upon detecting an error until being reset using the rx_digitalreset port. 			
				 In PRBS test mode, the signal asserts for a minimum of 3 rx_clkout clock cycles upon detecting an error and deasserts if the following PRBS sequence contains no error. 			

Table 1–29. Multipurpose PLL, General Purpose PLL and Miscellaneous Ports in ALTGX Megafunction for Cyclone IV GX (Part 2 of 2)

Table 3–4 describes the tx_datainfull[21..0] FPGA fabric-transceiver channel interface signals.

FPGA Fabric-Transceiver Channel Interface Description	Transmit Signal Description (Based on Cyclone IV GX Supported FPGA Fabric-Transceiver Channel Interface Widths)
	<pre>tx_datainfull[7:0]: 8-bit data (tx_datain)</pre>
	The following signals are used only in 8B/10B modes:
	<pre>tx_datainfull[8]: Control bit (tx_ctrlenable)</pre>
	tx_datainfull[9]
8-bit FPGA fabric-Transceiver Channel Interface	Transmitter force disparity Compliance (PCI Express [PIPE]) (tx_forcedisp) in all modes except PCI Express (PIPE) functional mode. For PCI Express (PIPE) functional mode, (tx_forcedispcompliance) is used.
	For non-PIPE:
	<pre>tx_datainfull[10]: Forced disparity value (tx_dispval)</pre>
	For PCIe:
	<pre>tx_datainfull[10]: Forced electrical idle (tx_forceelecidle)</pre>
10-bit FPGA fabric-Transceiver Channel Interface	<pre>tx_datainfull[9:0]: 10-bit data (tx_datain)</pre>
	Two 8-bit Data (tx_datain)
	<pre>tx_datainfull[7:0] - tx_datain (LSByte) and tx_datainfull[18:11] - tx_datain (MSByte)</pre>
	The following signals are used only in 8B/10B modes:
	<pre>tx_datainfull[8] - tx_ctrlenable (LSB) and tx_datainfull[19] - tx_ctrlenable (MSB)</pre>
	Force Disparity Enable
	For non-PIPE:
16-bit FPGA fabric-Transceiver Channel Interface with PCS-PMA set	<pre>tx_datainfull[9] - tx_forcedisp (LSB) and tx_datainfull[20] - tx_forcedisp (MSB)</pre>
to 8/10 bits	For PCIe:
	<code>tx_datainfull[9]</code> - <code>tx_forcedispcompliance</code> and <code>tx_datainfull[20]</code> - <code>0</code>
	Force Disparity Value
	For non-PIPE:
	<pre>tx_datainfull[10] - tx_dispval (LSB) and tx_datainfull[21] - tx_dispval (MSB) For PCIe:</pre>
	<pre>tx_datainfull[10] - tx_forceelecidle and tx_datainfull[21] - tx_forceelecidle</pre>
20-bit FPGA fabric-Transceiver	Two 10-bit Data (tx_datain)
Channel Interface with PCS-PMA set to 10 bits	<pre>tx_datainfull[9:0] - tx_datain (LSByte) and tx_datainfull[20:11] - tx_datain (MSByte)</pre>

Table 3–4. tx_datainfull[21..0] FPGA Fabric-Transceiver Channel Interface Signal Descriptions ⁽¹⁾

Note to Table 3-4:

(1) For all transceiver-related ports, refer to the "Transceiver Port Lists" section in the Cyclone IV GX Transceiver Architecture chapter.

Visual Cue	Meaning						
	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.						
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.						
	Also indicates sections of an actual file, such as a Report File, references to parts files (for example, the AHDL keyword $\texttt{SUBDESIGN}$), and logic function names (for example, TRI).						
4	An angled arrow instructs you to press the Enter key.						
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.						
	Bullets indicate a list of items when the sequence of the items is not important.						
LP	The hand points to information that requires special attention.						
0	The question mark directs you to a software help system with related information.						
	The feet direct you to another document or website with related information.						
I , ™ I	The multimedia icon directs you to a related multimedia presentation.						
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.						
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.						
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.						

Symbol	Modes		C6			C7, I	7		C8, A	7		C8L, I	8L		C9L		Ilnit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{LOCK} (3)				1			1	_		1			1	_		1	ms

Table 1-31. R	SDS Transmitter Timing	Specifications for C	yclone IV Devices ^{(1), (2),}	⁽⁴⁾ (Part 2 of 2)
---------------	------------------------	----------------------	--	------------------------------

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Ormahal	Madaa		C6		C7, I7			C8, A7			C8L, 18L			C9L			11
Symbol	wodes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
	×8	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
f _{HSCLK} (input	×7	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
frequency)	×4	5		85	5	—	85	5	—	85	5	—	85	5		72.5	MHz
	×2	5	—	85	5	—	85	5	—	85	5	—	85	5		72.5	MHz
	×1	5	—	170	5	—	170	5	—	170	5	—	170	5		145	MHz
	×10	100		170	100	_	170	100	—	170	100	—	170	100		145	Mbps
	×8	80	—	170	80	—	170	80	—	170	80	—	170	80		145	Mbps
Device	×7	70	—	170	70	—	170	70	—	170	70	—	170	70		145	Mbps
Operation in Mbps	×4	40		170	40	_	170	40	—	170	40	—	170	40		145	Mbps
	×2	20	—	170	20	—	170	20	—	170	20	—	170	20		145	Mbps
	×1	10	—	170	10	—	170	10	—	170	10	—	170	10		145	Mbps
t _{DUTY}	_	45		55	45	—	55	45	—	55	45	—	55	45		55	%
TCCS	-	_	—	200	—	—	200	—	—	200	—	—	200	—	—	200	ps
Output jitter (peak to peak)	_	_	-	500	_	-	500	_	_	550	-	_	600	_	_	700	ps
	20 - 80%,																
t _{RISE}	C _{LOAD} = 5 pF	-	500	_	-	500	-		500	-	-	500	_	_	500	—	ps
	20 - 80%,																
t _{FALL}	C _{LOAD} = 5 pF	-	500	-	-	500	-	_	500	-	-	500	-	_	500	-	ps

 Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

Table 1-44.	IOE Programmable	Delay on Column Pins f	for Cyclone IV GX Devices ^{(1), (2)}
-------------	-------------------------	------------------------	---

		Numbor		Max Offset							
Parameter	Paths Affected	of	Min Offset	Fast (Corner		Unit				
		Settings		C6	17	C6	C7	C8	17		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.313	1.209	2.184	2.336	2.451	2.387	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.208	2.200	2.399	2.554	2.446	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.438	0.404	0.751	0.825	0.886	0.839	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.713	0.682	1.228	1.41	1.566	1.424	ns	

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Numbor		Max Offset							
Parameter	Paths Affected	of	Min Offset	Fast (Corner		Unit				
		Settings		C6	17	C6	C7	C8	17		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.210	2.209	2.398	2.526	2.443	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.313	1.208	2.205	2.406	2.563	2.450	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.461	0.421	0.789	0.869	0.933	0.884	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.712	0.682	1.225	1.407	1.562	1.421	ns	

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software