Intel - EP4CE22F17C8LN Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1395
Number of Logic Elements/Cells	22320
Total RAM Bits	608256
Number of I/O	153
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce22f17c8ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter 11. Power Requirements for Cyclone IV Devices

External Power Supply Requirements	11–1
Hot-Socketing Specifications	
Devices Driven Before Power-Up	
I/O Pins Remain Tri-stated During Power-Up	
Hot-socketing Feature Implementation	11–3
Power-On Reset Circuitry	
Document Revision History	

- Up to 532 user I/Os
 - LVDS interfaces up to 840 Mbps transmitter (Tx), 875 Mbps Rx
 - Support for DDR2 SDRAM interfaces up to 200 MHz
 - Support for QDRII SRAM and DDR SDRAM up to 167 MHz
- Up to eight phase-locked loops (PLLs) per device
- Offered in commercial and industrial temperature grades

Device Resources

Table 1–1 lists Cyclone IV E device resources.

Table 1–1. Resources for the Cyclone IV E Device Family

Resources	EP4CE6	EP4CE10	EP4CE15	EP4CE22	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115
Logic elements (LEs)	6,272	10,320	15,408	22,320	28,848	39,600	55,856	75,408	114,480
Embedded memory (Kbits)	270	414	504	594	594	1,134	2,340	2,745	3,888
Embedded 18 × 18 multipliers	15	23	56	66	66	116	154	200	266
General-purpose PLLs	2	2	4	4	4	4	4	4	4
Global Clock Networks	10	10	20	20	20	20	20	20	20
User I/O Banks	8	8	8	8	8	8	8	8	8
Maximum user I/O ⁽¹⁾	179	179	343	153	532	532	374	426	528

Note to Table 1-1:

(1) The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver pins and dedicated configuration pins are not included in the pin count.

GCLK Network Clock		GCLK Networks																												
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
PLL_3_C0	—	—	—	—	—	—		—	—	—	—		~	—	—	\checkmark	—	\checkmark	—		_	—	_	_	\checkmark	—	—	\checkmark	—	~
PLL_3_C1	—	—	—	—	—			—	—		—	—	—	~		—	\checkmark	—		_	_	_		_		\checkmark	—	—	\checkmark	—
PLL_3_C2	—	—	—	—	—			—	—		—	_	\checkmark	_	\checkmark	—	—	_			_	_	_		~		\checkmark	_	—	—
PLL_3_C3	—	—	—	_	—			—	_		—	_		\checkmark	_	\checkmark	—	_				_				\checkmark	_	~	—	—
PLL_3_C4	—	—	—	—	—	_	_	—	—		—	_	—	—	\checkmark	—	\checkmark	~	_						_		\checkmark	_	\checkmark	\checkmark
PLL_4_C0	—	—	—	—	—			—	—		—		\checkmark	—		\checkmark	—	~	\checkmark			\checkmark		>				_	—	—
PLL_4_C1	—	—	—	—	—	_	_	—	—		—	_	—	\checkmark	_	—	\checkmark	—	_	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$			>		_		_	_	—	—
PLL_4_C2	—	—	—	_	—			—	_	_	—		~	_	~	—	—	_	<	_	\checkmark	_	_	_		_		_	_	—
PLL_4_C3	—	—	—	—	—			—	—	_	—		—	\checkmark		\checkmark	—	_		\checkmark		\checkmark	_			_		_	_	—
PLL_4_C4	—	-	—	—	—			-	—	_	—	_	—	-	~	—	\checkmark	~		—	\checkmark	_	\checkmark	~		_		_	_	—
PLL_5_C0	\checkmark	—	\checkmark	—	—			—	—	_	—		—	—		—	—	_		_		_	_			_		_	_	—
PLL_5_C1	—	-	—	—	—			-	—	_	—	_	—	-		—	—	_		—	—	_	—	—		_		_	_	—
PLL_5_C2	—	—	—	—	—			—	—	_	—		—	—		—	—	_		_		_	_			_		_	_	—
PLL_5_C3	—	\checkmark	—	\checkmark	—	—		—	—		—	_	—	—	—	—	—	—				_		_		_	—	—	_	—
PLL_5_C4	—	—	\checkmark	—	\checkmark	\checkmark		—	—	_	—	—	—	—	—	—	—	—	_		_	_	_					—	_	—
PLL_6_C0	\checkmark	—	—	\checkmark	—	\checkmark		—	—		—	—	—	—	—	—	—	—	_	_		_		_		_		—	_	—
PLL_6_C1	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	_	_		_		_		_	—	—	_	—
PLL_6_C2	—	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—	—	I	_				_	—	_	—	—	—	—
PLL_6_C3	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	_	_		_		_		_	—	—	_	—
PLL_6_C4	—	\checkmark	—	—	\checkmark	—	—	—	—	_	—	—	—	—	—	—	—	—		_		_		_	—	_	—	—	_	—
PLL_7_C0 (3)	—	—	—	—	—	—	\checkmark	—	—	~	—	\checkmark	—	—	—	—	—	—		_	_		_	_	—	_	—	—	—	—
PLL_7_C1 (3)	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL_7_C2 (3)	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL_7_C3 (3)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL_7_C4 (3)	_	—	—	—	—	—	—	~	—	—	~	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Table 5-2. GCLK Network Connections for EP4CGX30, EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices ^{(1), (2)} (Part 2 of 4)

5-5-

GCLK Network Clock Source Generation

Figure 5–2, Figure 5–3, and Figure 5–4 on page 5–14 show the Cyclone IV PLLs, clock inputs, and clock control block location for different Cyclone IV device densities.





Notes to Figure 5-2:

- (1) The clock networks and clock control block locations apply to all EP4CGX15, EP4CGX22, and EP4CGX30 devices except EP4CGX30 device in F484 package.
- (2) $\tt PLL_1$ and $\tt PLL_2$ are multipurpose PLLs while $\tt PLL_3$ and $\tt PLL_4$ are general purpose PLLs.
- (3) There are five clock control blocks on each side.
- (4) PLL_4 is only available in EP4CGX22 and EP4CGX30 devices in F324 package.
- (5) The EP4CGX15 device has two DPCLK pins on three sides of the device: DPCLK2 and DPCLK5 on bottom side, DPCLK7 and DPCLK8 on the right side, DPCLK10 and DPCLK13 on the top side of device.
- (6) Dedicated clock pins can feed into this PLL. However, these paths are not fully compensated.

before the next edge; this may lead to pattern-dependent jitter. With pre-emphasis, the output current is momentarily boosted during switching to increase the output slew rate. The overshoot produced by this extra switching current is different from the overshoot caused by signal reflection. This overshoot happens only during switching, and does not produce ringing.

The Quartus II software allows two settings for programmable pre-emphasis control—0 and 1, in which 0 is pre-emphasis off and 1 is pre-emphasis on. The default setting is 1. The amount of pre-emphasis needed depends on the amplification of the high-frequency components along the transmission line. You must adjust the setting to suit your designs, as pre-emphasis decreases the amplitude of the low-frequency component of the output signal.

Figure 6–20 shows the differential output signal with pre-emphasis.

Figure 6–20. The Output Signal with Pre-Emphasis



High-Speed I/O Timing

This section discusses the timing budget, waveforms, and specifications for source-synchronous signaling in Cyclone IV devices. Timing for source-synchronous signaling is based on skew between the data and clock signals.

High-speed differential data transmission requires timing parameters provided by IC vendors and requires you to consider the board skew, cable skew, and clock jitter. This section provides information about high-speed I/O standards timing parameters in Cyclone IV devices.

Table 6–11 defines the parameters of the timing diagram shown in Figure 6–21.

Table 6–11. High-Speed I/O Timing Definitions (Part 1 of 2)

Parameter	Symbol	Description
Transmitter channel-to-channel skew ⁽¹⁾	TCCS	The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.
Sampling window	SW	The period of time during which the data must be valid in order for you to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window. $T_{SW} = T_{SU} + T_{hd} + PLL$ jitter.
Time unit interval	TUI	The TUI is the data-bit timing budget allowed for skew, propagation delays, and data sampling window.
Receiver input skew margin	RSKM	RSKM is defined by the total margin left after accounting for the sampling window and TCCS. The RSKM equation is: $SKM = \frac{(TUI - SW - TCCS)}{2}$

Multi-Device AS Configuration

You can configure multiple Cyclone IV devices with a single serial configuration device. When the first device captures all its configuration data from the bitstream, it drives the nCEO pin low, enabling the next device in the chain. If the last device in the chain is a Cyclone IV device, you can leave the nCEO pin of the last device unconnected or use it as a user I/O pin after configuration. The nCONFIG, nSTATUS, CONF_DONE, DCLK, and DATA[0] pins of each device in the chain are connected together (Figure 8–3).





Notes to Figure 8-3:

- (1) Connect the pull-up resistors to the V_{CCIO} supply of the bank in which the pin resides.
- (2) Connect the pull-up resistor to the V_{CCIO} supply voltage of I/O bank in which the nCE pin resides.
- (3) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed the nCE pin of another device.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone IV device in AS mode and the slave devices in PS mode. To connect the MSEL pins for the master device in AS mode and slave devices in PS mode, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V_{CCA} or GND.
- (5) Connect the series resistor at the near end of the serial configuration device.
- (6) Connect the repeater buffers between the master and slave devices of the Cyclone IV device for DATA [0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 8–5.
- (7) The 50-Ω series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50-Ω series resistors if the 2.5- or 3.0-V configuration voltage standard is applied.
- (8) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH_nCE pin in AP mode. The ASDO pin functions as DATA [1] pin in AP and FPP modes.
- (9) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.
- (10) For multi-devices AS configuration using Cyclone IV E with 1,0 V core voltage, the maximum board trace-length from the serial configuration device to the junction-split on both DCLK and Data0 line is 3.5 inches.

PS Configuration Timing

A PS configuration must meet the setup and hold timing parameters and the maximum clock frequency. When using a microprocessor or another intelligent host to control the PS interface, ensure that you meet these timing requirements. Figure 8–16 shows the timing waveform for PS configuration when using an external host device.



Figure 8–16. PS Configuration Timing Waveform ⁽¹⁾

Notes to Figure 8-16:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone IV device holds <code>nSTATUS</code> low during POR delay.
- (3) After power up, before and during configuration, CONF_DONE is low.
- (4) In user mode, drive DCLK either high or low when using the PS configuration scheme, whichever is more convenient. When using the AS configuration scheme, DCLK is a Cyclone IV device output pin and must not be driven externally.
- (5) Do not leave the DATA [0] pin floating after configuration. Drive the DATA [0] pin high or low, whichever is more convenient.

Table 8–12 lists the PS configuration timing parameters for Cyclone IV devices.

Table 8–12. PS Configuration Timing Parameters For Cyclone IV Devices (Part 1 of 2)

Gumbal	Deremeter	Mini	mum	Max	IInit				
Symbol	Farameter	Cyclone IV ⁽¹⁾	Cyclone IV E ⁽²⁾	Cyclone IV ⁽¹⁾	Cyclone IV E ⁽²⁾	UIII			
t _{CF2CD}	nCONFIG low to CONF_DONE low	— 500							
t _{CF2ST0}	nCONFIG low to nSTATUS low	_	_	5	ns				
t _{cfg}	nCONFIG low pulse width	50	00	_					
t _{status}	nSTATUS low pulse width	4	5	23	0 <i>(3)</i>	μs			

Table 9–6 lists the estimated time for each CRC calculation with minimum and maximum clock frequencies for Cyclone IV devices.

Table	9–6.	CRC	Calculation	Time
-------	------	-----	-------------	------

Dev	vice	Minimum Time (ms) ⁽¹⁾	Maximum Time (s) ⁽²⁾
	EP4CE6 (3)	5	2.29
	EP4CE10 (3)	5	2.29
	EP4CE15 (3)	7	3.17
	EP4CE22 (3)	9	4.51
Cyclone IV E	EP4CE30 (3)	15	7.48
	EP4CE40 (3)	15	7.48
	EP4CE55 (3)	23	11.77
	EP4CE75 (3)	31	15.81
	EP4CE115 (3)	45	22.67
	EP4CGX15	6	2.93
	EP4CGX22	12	5.95
		12	5.95
Cuelone IV CV		34 (4)	17.34 <i>(4)</i>
	EP4CGX50	34	17.34
	EP4CGX75	34	17.34
	EP4CGX110	62	31.27
	EP4CGX150	62	31.27

Notes to Table 9-6:

(1) The minimum time corresponds to the maximum error detection clock frequency and may vary with different processes, voltages, and temperatures (PVT).

(2) The maximum time corresponds to the minimum error detection clock frequency and may vary with different PVT.

(3) Only applicable for device with 1.2-V core voltage

(4) Only applicable for the F484 device package.

Software Support

Enabling the CRC error detection feature in the Quartus II software generates the CRC_ERROR output to the optional dual purpose CRC_ERROR pin.

To enable the error detection feature using CRC, perform the following steps:

- 1. Open the Quartus II software and load a project using Cyclone IV devices.
- 2. On the Assignments menu, click Settings. The Settings dialog box appears.
- 3. In the Category list, select **Device**. The **Device** page appears.
- 4. Click **Device and Pin Options**. The **Device and Pin Options** dialog box appears as shown in Figure 9–2.
- 5. In the **Device and Pin Options** dialog box, click the **Error Detection CRC** tab.
- 6. Turn on Enable error detection CRC.
- 7. In the **Divide error check frequency by** box, enter a valid divisor as documented in Table 9–5 on page 9–5.

1. Cyclone IV Transceivers Architecture

Cyclone[®] IV GX devices include up to eight full-duplex transceivers at serial data rates between 600 Mbps and 3.125 Gbps in a low-cost FPGA. Table 1–1 lists the supported Cyclone IV GX transceiver channel serial protocols.

Protocol	Data Rate (Gbps)	F324 and smaller packages	F484 and larger packages
PCI Express® (PCIe [®]) ⁽¹⁾	2.5	\checkmark	\checkmark
Gbps Ethernet (GbE)	1.25	~	\checkmark
Common Public Radio Interface (CPRI)	0.6144, 1.2288, 2.4576, and 3.072	 (2) 	\checkmark
OBSAI	0.768, 1.536, and 3.072	✓ (2)	\checkmark
XAUI	3.125	—	\checkmark
Sorial digital interface (SDI)	HD-SDI at 1.485 and 1.4835	~	
Senar digitar internace (SDI)	3G-SDI at 2.97 and 2.967	—	v
Serial RapidIO [®] (SRIO)	1.25, 2.5, and 3.125	—	\checkmark
Serial Advanced Technology Attachment (SATA)	1.5 and 3.0	_	\checkmark
V-by-one	3.125		\checkmark
Display Port	1.62 and 2.7	—	\checkmark

Table 1-1.	Serial	Protocols	Supported	by the	Cyclone I	V GX	Transceiver	Channels
------------	--------	-----------	-----------	--------	------------------	------	-------------	----------

Notes to Table 1-1:

(1) Provides the physical interface for PCI Express (PIPE)-compliant interface that supports Gen1 ×1, ×2, and ×4 initial lane width configurations. When implementing ×1 or ×2 interface, remaining channels in the transceiver block are available to implement other protocols.

(2) Supports data rates up to 2.5 Gbps only.

You can implement these protocols through the ALTGX MegaWizard[™] Plug-In Manager, which also offers the highly flexible Basic functional mode to implement proprietary serial protocols at the following serial data rates:

- 600 Mbps to 2.5 Gbps for devices in F324 and smaller packages
- 600 Mbps to 3.125 Gbps for devices in F484 and larger packages

For descriptions of the ports available when instantiating a transceiver using the ALTGX megafunction, refer to "Transceiver Top-Level Port Lists" on page 1–85.

For more information about Cyclone IV transceivers that run at ≥2.97 Gbps data rate, refer to the *Cyclone IV Device Family Pin Connection Guidelines*.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



When the byte serializer is enabled, the common bonded low-speed clock frequency is halved before feeding to the read clock of TX phase compensation FIFO. The common bonded low-speed clock is available in FPGA fabric as coreclkout port, which can be used in FPGA fabric to send transmitter data and control signals to the bonded channels.



Figure 1–38. Transmitter Only Datapath Clocking in Bonded Channel Configuration

Bonded channel configuration is not available for Receiver Only channel operation because each of the channels are individually clocked by its recovered clock.

Figure 1–56 shows the transceiver configuration in GIGE mode.



Figure 1–56. Transceiver Configuration in GIGE Mode

When configured in GIGE mode, three encoded comma (/K28.5/) code groups are transmitted automatically after deassertion of tx_digitalreset and before transmitting user data on the tx_datain port. This could affect the synchronization state machine behavior at the receiver.

Depending on when you start transmitting the synchronization sequence, there could be an even or odd number of encoded data (/Dx.y/) code groups transmitted between the last of the three automatically sent /K28.5/ code groups and the first /K28.5/ code group of the synchronization sequence. If there is an even number of /Dx.y/ code groups received between these two /K28.5/ code groups, the first /K28.5/ code group of the synchronization sequence begins at an odd code group boundary. An IEEE802.3-compliant GIGE synchronization state machine treats this as an error condition and goes into the Loss-of-Sync state. Figure 1–69 shows the transceiver configuration in SDI mode.



Figure 1–69. Transceiver Configuration in SDI Mode

Altera recommends driving rx_bitslip port low in configuration where low-latency PCS is not enabled. In SDI systems, the word alignment and framing occurs after descrambling, which is implemented in the user logic. The word alignment therefore is not useful, and keeping rx_bitslip port low avoids the word aligner from inserting bits in the received data stream.

Loopback

Cyclone IV GX devices provide three loopback options that allow you to verify the operation of different functional blocks in the transceiver channel. The following loopback modes are available:

- reverse parallel loopback (available only for PIPE mode)
- serial loopback (available for all modes except PIPE mode)
- reverse serial loopback (available for all modes except XAUI mode)

In each loopback mode, all transmitter buffer and receiver buffer settings are available if the buffers are active, unless stated otherwise.

PCIe Functional Mode

You can configure PCIe functional mode with or without the receiver clock rate compensation FIFO in the Cyclone IV GX device. The reset sequence remains the same whether or not you use the receiver clock rate compensation FIFO.

PCIe Reset Sequence

The PCIe protocol consists of an initialization/compliance phase and a normal operation phase. The reset sequences for these two phases are described based on the timing diagram in Figure 2–10.

Figure 2–10. Reset Sequence of PCIe Functional Mode (1), (2)



Notes to Figure 2–10:

- (1) This timing diagram is drawn based on the PCIe Gen 1×1 mode.
- (2) For bonded PCIe Gen 1 ×2 and ×4 modes, there will be additional rx freqlocked [n] signal. n=number of channels.
- (3) For t_{LTD Manual} duration, refer to the Cyclone IV Device Datasheet chapter.
- (4) For t_{LTD Auto} duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (5) The busy signal is asserted and deasserted only during initial power up when offset cancellation occurs. In subsequent reset sequences, the busy signal is asserted and deasserted only if there is a read or write operation to the ALTGX_RECONFIG megafunction.

Port Name	Input/ Output	Description
		This signal is always available for you to select in the Channel reconfiguration screen. This signal is applicable only in the dynamic reconfiguration modes grouped under Channel reconfiguration mode including channel interface and Use RX local divider option.
reconfig_address _out[50]	Output	This signal represents the current address used by the ALTGX_RECONFIG instance when writing the .mif into the transceiver channel. This signal increments by 1, from 0 to the last address, then starts at 0 again. You can use this signal to indicate the end of all the .mif write transactions (reconfig_address_out[50] changes from the last address to 0 at the end of all the .mif write transactions).
reconfig_address _ ^{en}	Outout	This is an optional signal you can select in the Channel reconfiguration screen. This signal is applicable only in dynamic reconfiguration modes grouped under the Channel reconfiguration option.
	Output	The dynamic reconfiguration controller asserts reconfig_address_en to indicate that reconfig_address_out [50] has changed. This signal is asserted only after the dynamic reconfiguration controller completes writing one 16-bit word of the .mif .
reset_reconfig_	Input	This is an optional signal you can select in the Channel reconfiguration screen. This signal is applicable only in dynamic reconfiguration modes grouped under the Channel reconfiguration option.
address	-	Enable this signal and assert it for one reconfig_clk clock cycle if you want to reset the reconfiguration address used by the ALTGX_RECONFIG instance during reconfiguration.
reconfig_data [150]	Input	This signal is applicable only in the dynamic reconfiguration modes grouped under the Channel reconfiguration option. This is a 16-bit word carrying the reconfiguration information. It is stored in a .mif that you must generate. The ALTGX_RECONFIG instance requires that you provide reconfig_data [150] on every .mif write transaction using the write_all signal.
reconfig_reset ⁽⁴⁾	Input	You can use this signal to reset all the reconfiguration process in Channel reconfiguration mode. Asserting this port will reset all the register in the reconfiguration controller logics. This port only shows up in Channel reconfiguration mode.
		If you are feeding into this port, synchronize the reset signal to the $\tt reconfig_clk$ domain.
channel_reconfig _done	Output	This signal goes high to indicate that the dynamic reconfiguration controller has finished writing all the words of the .mif . The channel_reconfig_done signal is automatically deasserted at the start of a new dynamic reconfiguration write sequence. This signal is applicable only in channel reconfiguration mode.

Table 3–2. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 7 of 7)

Notes to Table 3-2:

(1) Not all combinations of input bits are legal values.

(2) This setting is required for compliance to PCI Express® (PIPE) functional mode.

(3) PLL reconfiguration is performed using ALTPLL_RECONFIG controller. Hence it is not selected through the reconfig_mode_sel[2..0] port.

(4) reconfig_reset will not restart the offset cancellation operation. Offset cancellation only occurs one time after power up and does not occur when subsequent reconfig_reset is asserted.

Offset Cancellation Feature

The Cyclone IV GX devices provide an offset cancellation circuit per receiver channel to counter the offset variations due to process, voltage, and temperature (PVT). These variations create an offset in the analog circuit voltages, pushing them out of the expected range. In addition to reconfiguring the transceiver channel, the dynamic reconfiguration controller performs offset cancellation on all receiver channels connected to it on power up.

There are three methods that you can use to dynamically reconfigure the PMA controls of a transceiver channel:

- "Method 1: Using logical_channel_address to Reconfigure Specific Transceiver Channels" on page 3–14
- "Method 2: Writing the Same Control Signals to Control All the Transceiver Channels" on page 3–16
- "Method 3: Writing Different Control Signals for all the Transceiver Channels at the Same Time" on page 3–19

Method 1: Using logical_channel_address to Reconfigure Specific Transceiver Channels

Enable the logical_channel_address port by selecting the **Use** 'logical_channel_address' port option on the **Analog controls** tab. This method is applicable only for a design where the dynamic reconfiguration controller controls more than one channel.

You can additionally reconfigure either the receiver portion, transmitter portion, or both the receiver and transmitter portions of the transceiver channel by setting the corresponding value on the rx_tx_duplex_sel input port. For more information, refer to Table 3–2 on page 3–4.

Connecting the PMA Control Ports

The selected PMA control ports remain fixed in width, regardless of the number of channels controlled by the ALTGX_RECONFIG instance:

- tx_vodctrl and tx_vodctrl_out are fixed to 3 bits
- tx preemp and tx preemp out are fixed to 5 bits
- rx_eqdcgain and rx_eqdcgain_out are fixed to 2 bits
- rx_eqctrl and rx_eqctrl_out are fixed to 4 bits

Write Transaction

To complete a write transaction, perform the following steps:

- Set the selected PMA control ports to the desired settings (for example, tx_vodctrl = 3'b001).
- 2. Set the logical_channel_address input port to the logical channel address of the transceiver channel whose PMA controls you want to reconfigure.
- 3. Set the rx_tx_duplex_sel port to **2'b10** so that only the transmit PMA controls are written to the transceiver channel.
- 4. Ensure that the busy signal is low before you start a write transaction.
- 5. Assert the write_all signal for one reconfig_clk clock cycle.

The busy output status signal is asserted high to indicate that the dynamic reconfiguration controller is busy writing the PMA control values. When the write transaction has completed, the busy signal goes low.

Table 1-3.	Recommended Operating Conditions for Cyclone IV E Devices (1), (2)	²⁾ (Part 2 of 2)
------------	--	-----------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enable	_			10	mA

Notes to Table 1-3:

 Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.

(2) V_{CCI0} for all I/O banks must be powered up during device operation. All vCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

(3) V_{CC} must rise monotonically.

(4) V_{CCIO} powers all input buffers.

(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

(6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ccint} <i>(3)</i>	Core voltage, PCIe hard IP block, and transceiver PCS power supply	—	1.16	1.2	1.24	V
V _{CCA} (1), (3)	PLL analog power supply	—	2.375	2.5	2.625	V
V _{CCD_PLL} (2)	PLL digital power supply	—	1.16	1.2	1.24	V
V _{CCIO} <i>(3), (4)</i>	I/O banks power supply for 3.3-V operation	_	3.135	3.3	3.465	V
	I/O banks power supply for 3.0-V operation	_	2.85	3	3.15	V
	I/O banks power supply for 2.5-V operation	_	2.375	2.5	2.625	V
	I/O banks power supply for 1.8-V operation	_	1.71	1.8	1.89	V
	I/O banks power supply for 1.5-V operation	_	1.425	1.5	1.575	V
	I/O banks power supply for 1.2-V operation	_	1.14	1.2	1.26	V
V _{CC_CLKIN} (3), (5), (6)	Differential clock input pins power supply for 3.3-V operation	_	3.135	3.3	3.465	V
	Differential clock input pins power supply for 3.0-V operation	_	2.85	3	3.15	V
	Differential clock input pins power supply for 2.5-V operation	_	2.375	2.5	2.625	V
	Differential clock input pins power supply for 1.8-V operation	_	1.71	1.8	1.89	V
	Differential clock input pins power supply for 1.5-V operation	_	1.425	1.5	1.575	V
	Differential clock input pins power supply for 1.2-V operation	_	1.14	1.2	1.26	V
V _{CCH_GXB}	Transceiver output buffer power supply	—	2.375	2.5	2.625	V

Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

Symbol/	Conditions	C6		C7, I7			C8			11 14	
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver	•			•							
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (F324 and smaller package) ⁽¹⁵⁾	_	600	_	2500	600	—	2500	600	_	2500	Mbps
Data rate (F484 and larger package) ⁽¹⁵⁾	_	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V _{MAX} for a receiver pin ⁽³⁾	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V _{MAX} for a receiver pin	_	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	—	V
Peak-to-peak differential input voltage V _{ID} (diff p-p)	V _{ICM} = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps	0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V _{ICM}	V _{ICM} = 0.82 V setting	_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– Ω setting	—	100	—	—	100	—	—	100	—	Ω
termination resistors	150– Ω setting		150			150			150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI		Compliant							_	
Programmable ppm detector ⁽⁴⁾	_	± 62.5, 100, 125, 200, 250, 300 p						ppm			
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)		_	_	±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>	_	_	±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>	_	_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) ⁽⁸⁾	_	_	_	350 to – 5350 (7), (9)	_	_	350 to 5350 <i>(7), (9)</i>	_	_	350 to – 5350 (7), (9)	ppm
Run length	—		80			80			80	—	UI
	No Equalization			1.5			1.5			1.5	dB
Programmable	Medium Low			4.5		—	4.5			4.5	dB
equalization	Medium High	-		5.5	—	-	5.5	—		5.5	dB
	High			7			7	—		7	dB

Table 1-21.	Transceiver S	pecification fo	or Cvclone	IV GX Devices	(Part 2 of 4)	