### Intel - EP4CE22F17C9LN Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	1395
Number of Logic Elements/Cells	22320
Total RAM Bits	608256
Number of I/O	153
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce22f17c9ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

True Dual-Port Mode	
Shift Register Mode	
ROM Mode	
FIFO Buffer Mode	
Clocking Modes	
Independent Clock Mode	
Input or Output Clock Mode	
Read or Write Clock Mode	
Single-Clock Mode	
Design Considerations	
Read-During-Write Operations	
Same-Port Read-During-Write Mode	
Mixed-Port Read-During-Write Mode	
Conflict Resolution	
Power-Up Conditions and Memory Initialization	
Power Management	
Document Revision History	

### **Chapter 4. Embedded Multipliers in Cyclone IV Devices**

Embedded Multiplier Block Overview	4–1
Architecture	4–2
Input Registers	4–3
Multiplier Stage	4–3
Output Registers	4–4
Operational Modes	4–4
18-Bit Multipliers	4–5
9-Bit Multipliers	4–6
Document Revision History	4–7

## Chapter 5. Clock Networks and PLLs in Cyclone IV Devices

Clock Networks	
GCLK Network	
Clock Control Block	
GCLK Network Clock Source Generation	
GCLK Network Power Down	
clkena Signals	
PLLs in Cyclone IV Devices	
Cyclone IV PLL Hardware Overview	
External Clock Outputs	
Clock Feedback Modes	
Source-Synchronous Mode	
No Compensation Mode	
Normal Mode	
Zero Delay Buffer Mode	
Deterministic Latency Compensation Mode	
Hardware Features	
Clock Multiplication and Division	
Post-Scale Counter Cascading	
Programmable Duty Cycle	
PLL Control Signals	
Clock Switchover	
Automatic Clock Switchover	
Manual Override	

Figure 3–3 and Figure 3–4 show the address clock enable waveform during read and write cycles, respectively.



Figure 3–3. Cyclone IV Devices Address Clock Enable During Read Cycle Waveform

Figure 3-4. Cyclone IV Devices Address Clock Enable During Write Cycle Waveform



## **Mixed-Width Support**

M9K memory blocks support mixed data widths. When using simple dual-port, true dual-port, or FIFO modes, mixed width support allows you to read and write different data widths to an M9K memory block. For more information about the different widths supported per memory mode, refer to "Memory Modes" on page 3–7.

Read Port		Write Port														
	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	256 × 32	1024 × 9	512 × 18	256 × 36							
512 × 16	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	—							
256 × 32	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	~	—	—	—							
1024 × 9	—	—	—	—	—	—	$\checkmark$	$\checkmark$	$\checkmark$							
512 × 18		—	—	—	—	—	$\checkmark$	$\checkmark$	$\checkmark$							
256 × 36	—	—	—	—	—	—	$\checkmark$	$\checkmark$	$\checkmark$							

Table 3-3.	Cyclone IV Devices M9K Block Mixed-Width Configurations (Simple Dual-Port Mode)	(Part 2 of 2)
	Solono in Borroco mon Brook mixed frach Compio Baar i ort mouoj	(, a, c = 0, z)

In simple dual-port mode, M9K memory blocks support separate wren and rden signals. You can save power by keeping the rden signal low (inactive) when not reading. Read-during-write operations to the same address can either output "Don't Care" data at that location or output "Old Data". To choose the desired behavior, set the **Read-During-Write** option to either **Don't Care** or **Old Data** in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information about this behavior, refer to "Read-During-Write Operations" on page 3–15.

Figure 3–9 shows the timing waveform for read and write operations in simple dual-port mode with unregistered outputs. Registering the outputs of the RAM simply delays the q output by one clock cycle.





Table 4–1 lists the number of embedded multipliers and the multiplier modes that can be implemented in each Cyclone IV device.

Device Family	Device	Embedded Multipliers	9 × 9 Multipliers <sup>(1)</sup>	18 × 18 Multipliers <sup>(1)</sup>		
	EP4CGX15	0	0	0		
	EP4CGX22	40	80	40		
	EP4CGX30	80	160	80		
Cyclone IV GX	EP4CGX50	140	280	140		
	EP4CGX75	198	396	198		
	EP4CGX110	280	560	280		
	EP4CGX150	360	720	360		
	EP4CE6	15	30	15		
	EP4CE10	23	46	23		
	EP4CE15	56	112	56		
	EP4CE22	66	132	66		
Cyclone IV E	EP4CE30	66	132	66		
	EP4CE40	116	232	116		
	EP4CE55	154	308	154		
	EP4CE75	200	400	200		
	EP4CE115	266	532	266		

Table 4–1. Number of Embedded Multipliers in Cyclone IV Devices

Note to Table 4-1:

(1) These columns show the number of  $9 \times 9$  or  $18 \times 18$  multipliers for each device.

In addition to the embedded multipliers in Cyclone IV devices, you can implement soft multipliers by using the M9K memory blocks as look-up tables (LUTs). The LUTs contain partial results from the multiplication of input data with coefficients that implement variable depth and width high-performance soft multipliers for low-cost, high-volume DSP applications. The availability of soft multipliers increases the number of available multipliers in the device.

- **For more information about M9K memory blocks, refer to the** *Memory Blocks in Cyclone IV Devices* chapter.
- **\*** For more information about soft multipliers, refer to *AN 306: Implementing Multipliers in FPGA Devices*.

# Architecture

Each embedded multiplier consists of the following elements:

- Multiplier stage
- Input and output registers
- Input and output interfaces

Signal Name	Description	Source	Destination
scanclk	Free running clock from core used in combination with phasestep to enable or disable dynamic phase shifting. Shared with scanclk for dynamic reconfiguration.	GCLK or I/O pins	PLL reconfiguration circuit
phasedone	When asserted, it indicates to core logic that the phase adjustment is complete and PLL is ready to act on a possible second adjustment pulse. Asserts based on internal PLL timing. De-asserts on the rising edge of scanclk.	PLL reconfiguration circuit	Logic array or I/O pins

Table 5-12.	<b>Dvnamic</b>	Phase	Shiftina	Control	Signals	(Part 2 of 2	1
						1	

Table 5–13 lists the PLL counter selection based on the corresponding PHASECOUNTERSELECT setting.

Table 5–13. Phase Counter Select Mapping

	phasecounterselec	Salaata	
[2]	[1]	[0]	Selects
0	0	0	All Output Counters
0	0	1	M Counter
0	1	0	C0 Counter
0	1	1	C1 Counter
1	0	0	C2 Counter
1	0	1	C3 Counter
1	1	0	C4 Counter

To perform one dynamic phase-shift, follow these steps:

- 1. Set PHASEUPDOWN and PHASECOUNTERSELECT as required.
- 2. Assert PHASESTEP for at least two SCANCLK cycles. Each PHASESTEP pulse allows one phase shift.
- 3. Deassert PHASESTEP after PHASEDONE goes low.
- 4. Wait for PHASEDONE to go high.
- 5. Repeat steps 1 through 4 as many times as required to perform multiple phaseshifts.

<code>PHASEUPDOWN</code> and <code>PHASECOUNTERSELECT</code> signals are synchronous to <code>SCANCLK</code> and must meet the  $t_{su}$  and  $t_h$  requirements with respect to the <code>SCANCLK</code> edges.

You can repeat dynamic phase-shifting indefinitely. For example, in a design where the VCO frequency is set to 1,000 MHz and the output clock frequency is set to 100 MHz, performing 40 dynamic phase shifts (each one yields 125 ps phase shift) results in shifting the output clock by 180°, in other words, a phase shift of 5 ns.

# **Voltage-Referenced I/O Standard Termination**

Voltage-referenced I/O standards require an input reference voltage ( $V_{REF}$ ) and a termination voltage ( $V_{TT}$ ). The reference voltage of the receiving device tracks the termination voltage of the transmitting device, as shown in Figure 6–5 and Figure 6–6.



Figure 6–5. Cyclone IV Devices HSTL I/O Standard Termination

Figure 6–6. Cyclone IV Devices SSTL I/O Standard Termination



]	<b>Chapter 6:</b> I/O Banks
	I/O Fea
	ntures ir
	ı Cyclon
	e IV De

ices

#### Table 6-4. Number of VREF Pins Per I/O Bank for Cyclone IV E Devices (Part 2 of 2)

Device	Device EP4CE6				EP4CE10			EP4CE15						EP4CE22			EP4CE30			EP4CE40				EP4CE55			EP4CE75			EP4CE115	
l/O Bank (1)	144-EQPF	256-UBGA	256-FBGA	144-EQPF	256-UBGA	256-FBGA	144-EQPF	164-MBGA	256-MBGA	256-UBGA	256-FBGA	484-FBGA	144-EQPF	256-UBGA	256-FBGA	324-FBGA	484-FBGA	780-FBGA	324-FBGA	484-UBGA	484-FBGA	780-FBGA	484-UBGA	484-FBGA	780-FBGA	484-UBGA	484-FBGA	780-FBGA	484-FBGA	780-FBGA	
8	1	1	1	1	1	1	2	2	2	2	2	2	1	1	1	4	4	4	4	4	4	4	2	2	2	3	3	3	3	3	

#### Note to Table 6-4:

(1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as output only.

lable 6–5.	Number	of VREF	<b>Pins Per</b>	I/O Bank fo	or Cyclone I	V GX Devices
------------	--------	---------	-----------------	-------------	--------------	--------------

Device	4CGX15	4CG	i <b>X22</b>	4CGX30			4CG	4CGX50 4CGX75				4CGX110		4CGX150		
<b>i/O Bank</b> (1)	169-FBGA	169-FBGA	324-FBGA	169-FBGA	324-FBGA	484-FBGA	484-FBGA 484-FBGA 672-FBGA 484-FBGA		672-FBGA	484-FBGA	484-FBGA 672-FBGA 896-FBGA		484-FBGA	672-FBGA	896-FBGA	
3	1	-	1		1 3		:	3		3	3				3	
4	1	-	1		1 3		3		3		3			3		
5	1	-	1		1		3		3		3			3		
6	1	-	1		3		3		3		3			3		
7	1		1		1	3	3 3		3		3			3		
8 (2)	1		1		1	3	3		3		3		3			

#### Notes to Table 6–5:

(1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as output only.

(2) Bank 9 does not have VREF pin. If input pins with VREF I/O standards are used in bank 9 during user mode, it shares the VREF pin in bank 8.

Each Cyclone IV I/O bank has its own VCCIO pins. Each I/O bank can support only one  $V_{CCIO}$  setting from among 1.2, 1.5, 1.8, 2.5, 3.0, or 3.3 V. Any number of supported single-ended or differential standards can be simultaneously supported in a single I/O bank, as long as they use the same  $V_{CCIO}$  levels for input and output pins.

	Device	Data Size (bits)
	EP4CGX15	3,805,568
	EP4CGX22	7,600,040
Cyclone IV GX	EB4CGX30	7,600,040
		22,010,888 <sup>(1)</sup>
	EP4CGX50	22,010,888
	EP4CGX75	22,010,888
	EP4CGX110	39,425,016
	EP4CGX150	39,425,016

#### Table 8-2. Uncompressed Raw Binary File (.rbf) Sizes for Cyclone IV Devices (Part 2 of 2)

Note to Table 8-2:

(1) Only for the F484 package.

Use the data in Table 8–2 to estimate the file size before design compilation. Different configuration file formats, such as Hexadecimal (.hex) or Tabular Text File (.ttf) formats, have different file sizes. However, for any specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you use compression, the file size varies after each compilation, because the compression ratio depends on the design.

For more information about setting device configuration options or creating configuration files, refer to the *Software Settings* section in volume 2 of the *Configuration Handbook*.

### **Configuration and JTAG Pin I/O Requirements**

Cyclone IV devices are manufactured using the TSMC 60-nm low-k dielectric process. Although Cyclone IV devices use TSMC 2.5-V transistor technology in the I/O buffers, the devices are compatible and able to interface with 2.5, 3.0, and 3.3-V configuration voltage standards by following specific requirements.

All I/O inputs must maintain a maximum AC voltage of 4.1 V. When using a serial configuration device in an AS configuration scheme, you must connect a 25- $\Omega$  series resistor for the DATA[0] pin. When cascading the Cyclone IV device family in a multi-device configuration for AS, AP, FPP, and PS configuration schemes, you must connect the repeater buffers between the master and slave devices for the DATA and DCLK pins. When using the JTAG configuration scheme in a multi-device configuration, connect 25- $\Omega$  resistors on both ends of the TDO-TDI path if the TDO output driver is a non-Cyclone IV device.

The output resistance of the repeater buffers and the TDO path for all cases must fit the maximum overshoot equation shown in Equation 8–1.

Equation 8–1. <sup>(1)</sup>

 $0.8Z_O \le R_E \le 1.8Z_O$ 

#### Note to Equation 8–1:

(1)  $Z_0$  is the transmission line impedance and  $R_E$  is the equivalent resistance of the output buffer.

Figure 9–3 shows the error detection block diagram in FPGA devices and shows the interface that the WYSIWYG atom enables in your design.



Figure 9–3. Error Detection Block Diagram

The user logic is affected by the soft error failure, so reading out the 32-bit CRC signature through the regout should not be relied upon to detect a soft error. You should rely on the CRC\_ERROR output signal itself, because this CRC\_ERROR output signal cannot be affected by a soft error.

To enable the cycloneiv\_crcblock WYSIWYG atom, you must name the atom for each Cyclone IV device accordingly.

Example 9–1 shows an example of how to define the input and output ports of a WYSIWYG atom in a Cyclone IV device.

#### Example 9–1. Error Detection Block Diagram

```
cycloneiv_crcblock<crcblock_name>
(
.clk(<clock source>),
.shiftnld(<shiftnld source>),
.ldsrc(<ldsrc source>),
.crcerror(<crcerror out destination>),
.regout(<output destination>),
);
```

# **Document Revision History**

Table 10–3 lists the revision history for this chapter.

Table 10–3. Document Revision History

Date	Version	Changes
December 2013	1.3	<ul> <li>Updated the "EXTEST_PULSE" section.</li> </ul>
November 2011	12	<ul> <li>Updated the "BST Operation Control" section.</li> </ul>
November 2011	1.2	■ Updated Table 10–2.
		<ul> <li>Added Cyclone IV E devices in Table 10–1 and Table 10–2 for the Quartus II software version 9.1 SP1 release.</li> </ul>
February 2010	1.1	■ Updated Figure 10–1 and Figure 10–2.
		<ul> <li>Minor text edits.</li> </ul>
November 2009	1.0	Initial release.

# **Section I. Transceivers**

This section provides a complete overview of all features relating to the Cyclone<sup>®</sup> IV device transceivers. This section includes the following chapters:

- Chapter 1, Cyclone IV Transceivers Architecture
- Chapter 2, Cyclone IV Reset Control and Power Down
- Chapter 3, Cyclone IV Dynamic Reconfiguration

# **Revision History**

Refer to the chapter for its own specific revision history. For information about when the chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.

# **Transceiver Top-Level Port Lists**

Table 1–26 through Table 1–29 provide descriptions of the ports available when instantiating a transceiver using the ALTGX megafunction. The ALTGX megafunction requires a relatively small number of signals. There are also a large number of optional signals that facilitate debugging by providing information about the state of the transceiver.

# **Document Revision History**

	Table 2–8 lists	the revision	history for	this chapter.
--	-----------------	--------------	-------------	---------------

Table 2–8.	Document	Revision	History
------------	----------	----------	---------

Date	Version	Changes					
September 2014	1.4	<ul> <li>Removed the rx_pll_locked signal from the "Sample Reset Sequence of Receiver Only Channel—Receiver CDR in Manual Lock Mode" and the "Sample Reset Sequence of Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode" figures.</li> </ul>					
		<ul> <li>Added rx_pll_locked to Figure 2–7 and Figure 2–9.</li> </ul>					
May 2013	1.3	<ul> <li>Added information on rx_pll_locked to "Receiver Only Channel—Receiver CDR in Manual Lock Mode" and "Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode".</li> </ul>					
November 2011	1.2	Updated the "All Supported Functional Modes Except the PCIe Functional Mode" section.					
		<ul> <li>Updated for the Quartus II software version 10.1 release.</li> </ul>					
November 2011		Updated all pll_powerdown to pll_areset.					
		<ul> <li>Added information about the busy signal in Figure 2–4, Figure 2–5, Figure 2–6, Figure 2–7, Figure 2–8, Figure 2–9, Figure 2–10, Figure 2–12, and Figure 2–13.</li> </ul>					
December 2010	10 1.1	<ul> <li>Added information for clarity ("Receiver and Transmitter Channel—Receiver CDI Manual Lock Mode", "Receiver Only Channel—Receiver CDR in Automatic Locl Mode", "Receiver Only Channel—Receiver CDR in Manual Lock Mode", "Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode", and "Reset Sequence in Channel Reconfiguration Mode").</li> </ul>					
		<ul> <li>Minor text edits.</li> </ul>					
July 2010	1.0	Initial release.					

1/0 Standard		V <sub>CCIO</sub> (V)		V <sub>ID</sub> (mV)			V <sub>IcM</sub> (V) <sup>(2)</sup>		Va	<sub>ID</sub> (mV)	(3)	V <sub>0S</sub> (V) <sup>(3)</sup>		
i/U Stanuaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq \ 500 \ Mbps$	1.80						
Column	2.375	2.5	2.625	100	—	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq \ 700 \text{ Mbps} \end{array}$	1.80	247	_	600	1.125	1.25	1.375
1,00)						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
BLVDS (Row I/Os) <sup>(4)</sup>	2.375	2.5	2.625	100	_	_			_	_	_	_	_	_
BLVDS (Column I/Os) <sup>(4)</sup>	2.375	2.5	2.625	100			_			_		_		
mini-LVDS (Row I/Os) <i>(5)</i>	2.375	2.5	2.625		_	_			300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) <sup>(5)</sup>	2.375	2.5	2.625						300		600	1.0	1.2	1.4
RSDS®(Row I/Os) <sup>(5)</sup>	2.375	2.5	2.625	_	_			_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) <sup>(5)</sup>	2.375	2.5	2.625				_		100	200	600	0.5	1.2	1.5
PPDS (Row I/Os) <i>(5</i> )	2.375	2.5	2.625	_	_				100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) <sup>(5)</sup>	2.375	2.5	2.625	_	_		_		100	200	600	0.5	1.2	1.4

	Table 1-20.	Differential I/O Standard S	pecifications for C	yclone IV Devices <sup>(1)</sup>	(Part 2 of 2)
--	-------------	-----------------------------	---------------------	----------------------------------	---------------

#### Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2)  $V_{IN}$  range: 0 V  $\leq V_{IN} \leq$  1.85 V.

(3)  $R_L \mbox{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega$  .

(4) There are no fixed  $V_{\rm IN},\,V_{\rm OD},$  and  $V_{\rm OS}$  specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.



Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode



Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Parallel (AP) (1)	20 to 40	33	MHz
Active Serial (AS)	20 to 40	33	MHz

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

#### Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1-30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	40		ns
t <sub>JCH</sub>	TCK clock high time	19		ns
t <sub>JCL</sub>	TCK clock low time	19	_	ns
t <sub>JPSU_TDI</sub>	JTAG port setup time for TDI	1	_	ns
t <sub>JPSU_TMS</sub>	JTAG port setup time for TMS	3	_	ns
t <sub>JPH</sub>	JTAG port hold time	10	_	ns
t <sub>JPC0</sub>	JTAG port clock to output <sup>(2), (3)</sup>	—	15	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output <sup>(2), (3)</sup>	—	15	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance <sup>(2), (3)</sup>	—	15	ns
t <sub>JSSU</sub>	Capture register setup time	5		ns
t <sub>JSH</sub>	Capture register hold time	10	_	ns
t <sub>JSC0</sub>	Update register clock to output	—	25	ns
t <sub>JSZX</sub>	Update register high impedance to valid output	_	25	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns

#### Notes to Table 1-30:

(1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1-37.

- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

## **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

- **\*** For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.
- Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## **High-Speed I/O Specifications**

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)

0hal	Madaa	C6		C7, I7			C8, A7			C8L, I8L			C9L			11	
Symbol	Wodes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5		180	5		155.5	5	_	155.5	5		155.5	5		132.5	MHz
	×8	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
f <sub>HSCLK</sub> (input clock frequency)	×7	5		180	5		155.5	5	_	155.5	5		155.5	5		132.5	MHz
	×4	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	—	132.5	MHz
	×2	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
	×1	5	_	360	5	—	311	5	_	311	5	_	311	5	—	265	MHz
	×10	100	_	360	100	_	311	100	_	311	100	_	311	100	_	265	Mbps
Device operation in Mbps	×8	80		360	80		311	80	_	311	80		311	80		265	Mbps
	×7	70	_	360	70	_	311	70	_	311	70	_	311	70	_	265	Mbps
	×4	40	_	360	40	_	311	40	_	311	40	_	311	40	_	265	Mbps
	×2	20		360	20		311	20	_	311	20		311	20		265	Mbps
	×1	10	_	360	10	_	311	10	_	311	10	_	311	10	_	265	Mbps
t <sub>DUTY</sub>	—	45	_	55	45	_	55	45	_	55	45	_	55	45	_	55	%
Transmitter channel-to- channel skew (TCCS)	_		_	200	_	_	200	_	_	200		_	200		_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
t <sub>RISE</sub>	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500		_	500	_	_	500	_	ps
t <sub>FALL</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

		Numbor	Min Offset	Max Offset								
Parameter	Paths Affected	of Setting		Fa	ast Corn	er	Slow Corner					Unit
				C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns

Notes to Table 1-42:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

	Paths Affected	Number of Setting	Min Offset	Max Offset								
Parameter				Fa	ast Corn	er	Slow Corner					Unit
				C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

#### Notes to Table 1-43:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

Table 1-44.	IOE Programmable Dela	y on Column Pins for C	yclone IV GX Devices <sup>(1), (2)</sup>
-------------	-----------------------	------------------------	--

		Numbor	Min Offset	Max Offset							
Parameter	Paths Affected	of Settings		Fast (	Corner		Unit				
				C6	17	C6	C7	C8	17		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.313	1.209	2.184	2.336	2.451	2.387	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.208	2.200	2.399	2.554	2.446	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.438	0.404	0.751	0.825	0.886	0.839	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.713	0.682	1.228	1.41	1.566	1.424	ns	

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Numbor		Max Offset							
Parameter	Paths Affected	of Settings	Min Offset	Fast (	Corner		Unit				
				C6	17	C6	C7	C8	17		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.210	2.209	2.398	2.526	2.443	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.313	1.208	2.205	2.406	2.563	2.450	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.461	0.421	0.789	0.869	0.933	0.884	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.712	0.682	1.225	1.407	1.562	1.421	ns	

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

#### Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software

### Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions								
	V <sub>CM(DC)</sub>	DC common mode input voltage.								
	V <sub>DIF(AC)</sub>	AC differential input voltage: The minimum AC input differential voltage required for switching.								
	V <sub>DIF(DC)</sub>	DC differential input voltage: The minimum DC input differential voltage required for switching.								
	V <sub>ICM</sub>	Input common mode voltage: The common mode of the differential signal at the receiver.								
	V <sub>ID</sub>	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.								
	V <sub>IH</sub>	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.								
	V <sub>IH(AC)</sub>	High-level AC input voltage.								
	V <sub>IH(DC)</sub>	High-level DC input voltage.								
	V <sub>IL</sub>	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.								
	V <sub>IL (AC)</sub>	Low-level AC input voltage.								
	V <sub>IL (DC)</sub>	Low-level DC input voltage.								
	V <sub>IN</sub>	DC input voltage.								
	V <sub>OCM</sub>	Output common mode voltage: The common mode of the differential signal at the transmitter.								
v	V <sub>OD</sub>	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{O}$								
	V <sub>OH</sub>	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.								
	V <sub>OL</sub>	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.								
	V <sub>OS</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .								
	V <sub>OX (AC)</sub>	AC differential output cross point voltage: the voltage at which the differential output signals must cross.								
	V <sub>REF</sub>	Reference voltage for the SSTL and HSTL I/O standards.								
	V <sub>REF (AC)</sub>	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ must not exceed 2% of $V_{REF(DC)}$ .								
	V <sub>REF (DC)</sub>	DC input reference voltage for the SSTL and HSTL I/O standards.								
	V <sub>SWING (AC)</sub>	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.								
	V <sub>SWING (DC)</sub>	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.								
	V <sub>TT</sub>	Termination voltage for the SSTL and HSTL I/O standards.								
	V <sub>X (AC)</sub>	AC differential input cross point voltage: The voltage at which the differential input signals must cross.								
W	_	—								
X	—	—								
Y	—	—								
Z		—								