#### Intel - EP4CE30F23C9LN Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	1803
Number of Logic Elements/Cells	28848
Total RAM Bits	608256
Number of I/O	328
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce30f23c9ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Word-Wide Multi-Device AP Configuration	8–26
Guidelines for Connecting Parallel Flash to Cyclone IV E Devices for an AP Interface	8–28
Configuring With Multiple Bus Masters	8–28
Estimating AP Configuration Time	8–30
Programming Parallel Flash Memories	8–31
PS Configuration	8–32
PS Configuration Using an External Host	8–33
PS Configuration Timing	8–36
PS Configuration Using a Download Cable	8–37
FPP Configuration	8–40
FPP Configuration Using an External Host	8–40
FPP Configuration Timing	8–44
JTAG Configuration	8–45
Configuring Cyclone IV Devices with Jam STAPL	8–52
Configuring Cyclone IV Devices with the JRunner Software Driver	8–52
Combining JTAG and AS Configuration Schemes	8–53
Programming Serial Configuration Devices In-System with the JTAG Interface	8–55
JTAG Instructions	8–57
Device Configuration Pins	8–62
Remote System Upgrade	8–69
Functional Description	8–69
Enabling Remote Update	8–70
Configuration Image Types	8–70
Remote System Upgrade Mode	8–71
Remote Update Mode	8–71
Dedicated Remote System Upgrade Circuitry	8–74
Remote System Upgrade Registers	8–75
Remote System Upgrade State Machine	8–78
User Watchdog Timer	8–79
Quartus II Software Support	8–80
Document Revision History	8–80

### Chapter 9. SEU Mitigation in Cyclone IV Devices

Configuration Error Detection	9–1
User Mode Error Detection	9–2
Automated SEU Detection	9–3
CRC_ERROR Pin	9–3
Error Detection Block	9–4
Error Detection Registers	9–4
Error Detection Timing	9–5
Software Support	9–6
Accessing Error Detection Block Through User Logic	9–7
Recovering from CRC Errors	9–9
Document Revision History	9–10

### Chapter 10. JTAG Boundary-Scan Testing for Cyclone IV Devices

IEEE Std. 1149.6 Boundary-Scan Register	
BST Operation Control	
EXTEST_PULSE	
EXTEST_TRAIN	
I/O Voltage Support in a JTAG Chain	
Boundary-Scan Description Language Support	10–6
Document Revision History	10–7

### Chapter 11. Power Requirements for Cyclone IV Devices

External Power Supply Requirements	11–1
Hot-Socketing Specifications	
Devices Driven Before Power-Up	
I/O Pins Remain Tri-stated During Power-Up	
Hot-socketing Feature Implementation	11–3
Power-On Reset Circuitry	
Document Revision History	

# 1. Cyclone IV FPGA Device Family Overview

Altera's new Cyclone<sup>®</sup> IV FPGA device family extends the Cyclone FPGA series leadership in providing the market's lowest-cost, lowest-power FPGAs, now with a transceiver variant. Cyclone IV devices are targeted to high-volume, cost-sensitive applications, enabling system designers to meet increasing bandwidth requirements while lowering costs.

Built on an optimized low-power process, the Cyclone IV device family offers the following two variants:

- Cyclone IV E—lowest power, high functionality with the lowest cost
- Cyclone IV GX—lowest power and lowest cost FPGAs with 3.125 Gbps transceivers

Cyclone IV E devices are offered in core voltage of 1.0 V and 1.2 V.

**To** For more information, refer to the *Power Requirements for Cyclone IV Devices* chapter.

Providing power and cost savings without sacrificing performance, along with a low-cost integrated transceiver option, Cyclone IV devices are ideal for low-cost, small-form-factor applications in the wireless, wireline, broadcast, industrial, consumer, and communications industries.

## **Cyclone IV Device Family Features**

The Cyclone IV device family offers the following features:

- Low-cost, low-power FPGA fabric:
  - 6K to 150K logic elements
  - Up to 6.3 Mb of embedded memory
  - Up to 360 18 × 18 multipliers for DSP processing intensive applications
  - Protocol bridging applications for under 1.5 W total power

<sup>© 2016</sup> Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera asumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Table 1–2 lists Cyclone IV GX device resources.

Resources	EP4CGX15	EP4CGX22	EP4CGX30	EP4CGX30 (2)	EP4CGX50	EP4CGX75 (3)	EP4CGX110	EP4CGX150
Logic elements (LEs)	14,400	21,280	29,440	29,440	49,888	73,920	109,424	149,760
Embedded memory (Kbits)	540	756	1,080	1,080	2,502	4,158	5,490	6,480
Embedded 18 × 18 multipliers	0	40	80	80	140	198	280	360
General purpose PLLs	1	2	2	4 (4)	4 (4)	4 (4)	4 <i>(4)</i>	4 (4)
Multipurpose PLLs	2 (5)	2 (5)	2 (5)	2 (5)	4 (5)	4 (5)	4 (5)	4 (5)
Global clock networks	20	20	20	30	30	30	30	30
High-speed transceivers (6)	2	4	4	4	8	8	8	8
Transceiver maximum data rate (Gbps)	2.5	2.5	2.5	3.125	3.125	3.125	3.125	3.125
PCIe (PIPE) hard IP blocks	1	1	1	1	1	1	1	1
User I/O banks	g (7)	g (7)	g (7)	11 <sup>(8)</sup>	11 <sup>(8)</sup>	11 <sup>(8)</sup>	11 <sup>(8)</sup>	11 <i>(8)</i>
Maximum user I/O <sup>(9)</sup>	72	150	150	290	310	310	475	475

Table 1–2. Resources for the Cyclone IV GX Device Family

Notes to Table 1-2:

(1) Applicable for the F169 and F324 packages.

(2) Applicable for the F484 package.

(3) Only two multipurpose PLLs for F484 package.

(4) Two of the general purpose PLLs are able to support transceiver clocking. For more information, refer to the *Clock Networks and PLLs in Cyclone IV Devices* chapter.

(5) You can use the multipurpose PLLs for general purpose clocking when they are not used to clock the transceivers. For more information, refer to the *Clock Networks and PLLs in Cyclone IV Devices* chapter.

(6) If PCIe ×1, you can use the remaining transceivers in a quad for other protocols at the same or different data rates.

(7) Including one configuration I/O bank and two dedicated clock input I/O banks for HSSI reference clock input.

(8) Including one configuration I/O bank and four dedicated clock input I/O banks for HSSI reference clock input.

(9) The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver pins and dedicated configuration pins are not included in the pin count.

Figure 5–7 shows how to implement the clkena signal with a single register.

#### Figure 5–7. clkena Implementation



The clkena circuitry controlling the output C0 of the PLL to an output pin is implemented with two registers instead of a single register, as shown in Figure 5–7.

Figure 5–8 shows the waveform example for a clock output enable. The clkena signal is sampled on the falling edge of the clock (clkin).

This feature is useful for applications that require low power or sleep mode.

Figure 5–8. clkena Implementation: Output Enable



The clkena signal can also disable clock outputs if the system is not tolerant to frequency overshoot during PLL resynchronization.

Altera recommends using the clkena signals when switching the clock source to the PLLs or the GCLK. The recommended sequence is:

- 1. Disable the primary output clock by de-asserting the clkena signal.
- 2. Switch to the secondary clock using the dynamic select signals of the clock control block.
- 3. Allow some clock cycles of the secondary clock to pass before reasserting the clkena signal. The exact number of clock cycles you must wait before enabling the secondary clock is design-dependent. You can build custom logic to ensure glitch-free transition when switching between different clock sources.

### **Deterministic Latency Compensation Mode**

The deterministic latency mode compensates for the delay of the multipurpose PLLs through the clock network and serializer in Common Public Radio Interface (CPRI) applications. In this mode, the PLL PFD feedback path compensates the latency uncertainty in Tx dataout and Tx clkout paths relative to the reference clock.

## **Hardware Features**

Cyclone IV PLLs support several features for general-purpose clock management. This section discusses clock multiplication and division implementation, phase shifting implementations, and programmable duty cycles.

## **Clock Multiplication and Division**

Each Cyclone IV PLL provides clock synthesis for PLL output ports using  $M/(N^*post-scale \text{ counter})$  scaling factors. The input clock is divided by a pre-scale factor, N, and is then multiplied by the M feedback factor. The control loop drives the VCO to match  $f_{IN}$  (M/N). Each output port has a unique post-scale counter that divides down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO value is the least common multiple of the output frequencies that meets its frequency specifications. For example, if output frequencies required from one PLL are 33 and 66 MHz, the Quartus II software sets the VCO to 660 MHz (the least common multiple of 33 and 66 MHz in the VCO range). Then, the post-scale counters scale down the VCO frequency for each output port.

There is one pre-scale counter, N, and one multiply counter, M, per PLL, with a range of 1 to 512 for both M and N. The N counter does not use duty cycle control because the purpose of this counter is only to calculate frequency division. There are five generic post-scale counters per PLL that can feed GCLKs or external clock outputs. These post-scale counters range from 1 to 512 with a 50% duty cycle setting. The post-scale counters range from 1 to 256 with any non-50% duty cycle setting. The sum of the high/low count values chosen for a design selects the divide value for a given counter.

The Quartus II software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered into the ALTPLL megafunction.

Phase alignment between output counters is determined using the t<sub>PLL\_PSERR</sub> specification.

Device	4CGX15	4CG	X22		4CGX30	)	4CG	X50	400	X75	4	ICGX11	0	4	CGX15	0
Numbers of Differential Channels (1), (2)	169-FBGA	169-FBGA	324-FBGA	169-FBGA	324-FBGA	484-FBGA	484-FBGA	672-FBGA	484-FBGA	672-FBGA	484-FBGA	672-FBGA	896-FBGA	484-FBGA	672-FBGA	896-FBGA
User I/O (3)	72	72	150	72	150	290	290	310	290	310	270	393	475	270	393	475
User I/O banks	9 <i>(4</i> )	9 <i>(4)</i>	9 <i>(4)</i>	9 <i>(4)</i>	9 <i>(4)</i>	11 <i>(5)</i>	11 (5) <sub>,</sub> (6)	11 <i>(5),</i> <i>(6)</i>	11 (5), (6)	11 <i>(5),</i> <i>(6)</i>	11 (5), (6)	11 <i>(5),</i> <i>(6)</i>	11 <i>(5)</i> , <i>(6)</i>	11 (5), (6)	11 (5), (6)	11 (5), (6)
LVDS (7), (9)	9	9	16	9	16	45	45	51	45	51	38	52	63	38	52	63
Emulated LVDS <sup>(8), (9)</sup>	16	16	48	16	48	85	85	89	85	89	82	129	157	82	129	157
XCVRs	2	2	4	2	4	4	4	8	4	8	4	8	8	4	8	8

Table 6–9. Cyclone IV GX I/O, Differential, and XCVRs Channel Count

#### Notes to Table 6-9:

(1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as outputs only.

(2) For differential pad placement guidelines, refer to "Pad Placement" on page 6-23.

(3) The I/O pin count includes all GPIOs, dedicated clock pins, and dual-purpose configuration pins. Transceivers pins and dedicated configuration pins are not included in the pin count.

(4) Includes one configuration I/O bank and two dedicated clock input I/O banks for HSSI input reference clock.

(5) Includes one configuration I/O bank and four dedicated clock input I/O banks for HSSI input reference clock.

(6) Single-ended clock input support is available for dedicated clock input I/O banks 3B (pins CLKIO20 and CLKIO22) and 8B (pins CLKIO17 and CLKIO19).

(7) The true LVDS count includes all LVDS I/O pairs, differential clock input and clock output pins in right I/O banks 5 and 6.

(8) The emulated LVDS count includes all LVDS I/O pairs, differential clock input and clock output pins in column I/O banks 3, 4, 7, and 8.

(9) LVDS input and output buffers are sharing the same p and n pins. One LVDS I/O channel can only be either transmitter or receiver at a time.

# **High-Speed I/O Standards Support**

This section provides information about the high-speed I/O standards and the HSSI input reference clock supported in Cyclone IV devices.

### High Speed Serial Interface (HSSI) Input Reference Clock Support

Cyclone IV GX devices support the same I/O features for GPIOs with additional new features where current I/O banks 3A and 8A consist of dual-purpose clock input pins (CLKIN) and 3B and 8B consist of dedicated CLKIN that can be used to support the high-speed transceiver input reference clock (REFCLK) features on top of the general-purpose clock input function.

The EP4CGX15, EP4CGX22, and EP4CGX30 devices contain two pairs of CLKIN/REFCLK pins located in I/O banks 3A and 8A. I/O banks 3B and 8B are not available in EP4CGX15, EP4CGX22, and EP4CGX30 devices. The EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices have a total of four pairs of CLKIN/REFCLK pins located in I/O banks 3A, 3B, 8A, and 8B. I/O banks 3B and 8B can also support single-ended clock inputs. For more information about the CLKIN/REFCLK pin location, refer to Figure 6–10 on page 6–18 and Figure 6–11 on page 6–19.

### Power-On Reset (POR) Circuit

The POR circuit keeps the device in reset state until the power supply voltage levels have stabilized during device power up. After device power up, the device does not release nSTATUS until V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> (for I/O banks in which the configuration and JTAG pins reside) are above the POR trip point of the device. V<sub>CCINT</sub> and V<sub>CCA</sub> are monitored for brown-out conditions after device power up.

 $V_{CCA}$  is the analog power to the phase-locked loop (PLL).

In some applications, it is necessary for a device to wake up very quickly to begin operation. Cyclone IV devices offer the fast POR time option to support fast wake-up time applications. The fast POR time option has stricter power-up requirements when compared with the standard POR time option. You can select either the fast option or the standard POR option with the MSEL pin settings.

- IF your system exceeds the fast or standard POR time, you must hold nCONFIG low until all the power supplies are stable.
  - For more information about the POR specifications, refer to the *Cyclone IV Device Datasheet*.
- **To** For more information about the wake-up time and POR circuit, refer to the *Power Requirements for Cyclone IV Devices* chapter.

### **Configuration File Size**

Table 8–2 lists the approximate uncompressed configuration file sizes for Cyclone IV devices. To calculate the amount of storage space required for multiple device configurations, add the file size of each device together.

	Device	Data Size (bits)		
	EP4CE6	2,944,088		
	EP4CE10	2,944,088		
	EP4CE15	4,086,848		
	EP4CE22	5,748,552		
Cyclone IV E	EP4CE30	9,534,304		
	EP4CE40	9,534,304		
	EP4CE55	14,889,560		
	EP4CE75	19,965,752		
	EP4CE115	28,571,696		

Table 8–2. Uncompressed Raw Binary File (.rbf) Sizes for Cyclone IV Devices (Part 1 of 2)

Pin Name	User Mode	Configuration Scheme	Pin Type	Description
				In an AS or PS configuration scheme, DATA [72] function as user I/O pins during configuration, which means they are tri-stated.
DATA [72]	1/0		Inputs (FPP).	After FPP configuration, DATA [72] are available as user I/O pins and the state of these pin depends on the <b>Dual-Purpose Pin</b> settings.
			(AP) <sup>(2)</sup>	In an AP configuration scheme, for Cyclone IV E devices only, the byte-wide or word-wide configuration data is presented to the target Cyclone IV E device on DATA[70] or DATA[150], respectively. After AP configuration, DATA[72] are dedicated bidirectional pins with optional user control. <sup>(2)</sup>
				Data inputs. Word-wide configuration data is presented to the target Cyclone IV E device on DATA[150].
DATA [158]	I/O	AP (2)	Bidirectional	In a PS, FPP, or AS configuration scheme, DATA [15:8] function as user I/O pins during configuration, which means they are tri stated.
				After AP configuration, DATA [15:8] are dedicated bidirectional pins with optional user control.
PADD [230]	I/O	AP (2)	Output	In AP mode, it is a 24-bit address bus from the Cyclone IV E device to the parallel flash. Connects to the A [24:1] bus on the Micron P30 or P33 flash.
nRESET	I/O	AP (2)	Output	Active-low reset output. Driving the nRESET pin low resets the parallel flash. Connects to the RST# pin on the Micron P30 or P33 flash.
nAVD	I/O	AP (2)	Output	Active-low address valid output. Driving the nAVD pin low during read or write operation indicates to the parallel flash that a valid address is present on the PADD $[230]$ address bus. Connects to the ADV# pin on the Micron P30 or P33 flash.
nOE	I/O	AP (2)	Output	Active-low output enable to the parallel flash. During the read operation, driving the nOE pin low enables the parallel flash outputs (DATA [150]). Connects to the OE# pin on the Micron P30 or P33 flash.
nWE	I/O	AP (2)	Output	Active-low write enable to the parallel flash. During the write operation, driving the nWE pin low indicates to the parallel flash that data on the DATA [150] bus is valid. Connects to the WE# pin on the Micron P30 or P33 flash.

Table 8–20. Dec	dicated Configurat	tion Pins on the	Cyclone IV Device	(Part 4 of 4)
-----------------	--------------------	------------------	-------------------	---------------

Note to Table 8-20:

(1) If you are accessing the EPCS device with the ALTASMI\_PARALLEL megafunction or your own user logic in user mode, in the **Device and Pin Options** window of the Quartus II software, in the **Dual-Purpose Pins** category, select **Use as regular I/O** for this pin.

(2) The AP configuration scheme is for Cyclone IV E devices only.

Configuration error detection determines if the configuration data received through an external memory device is corrupted during configuration. To validate the configuration data, the Quartus<sup>®</sup> II software uses a function to calculate the CRC value for each configuration data frame and stores the frame-based CRC value in the configuration data as part of the configuration bit stream.

During configuration, Cyclone IV devices use the same methodology to calculate the CRC value based on the frame of data that is received and compares it against the frame CRC value in the data stream. Configuration continues until either the device detects an error or all the values are calculated.

In addition to the frame-based CRC value, the Quartus II software generates a 32-bit CRC value for the whole configuration bit stream. This 32-bit CRC value is stored in the 32-bit storage register at the end of the configuration and is used for user mode error detection that is discussed in "User Mode Error Detection".

## **User Mode Error Detection**

User mode error detection is available in Cyclone IV GX and Cyclone IV E devices with 1.2-V core voltage. Cyclone IV E devices with 1.0-V core voltage do not support user mode error detection.

Soft errors are changes in a configuration random-access memory (CRAM) bit state due to an ionizing particle. Cyclone IV devices have built-in error detection circuitry to detect data corruption by soft errors in the CRAM cells.

This error detection capability continuously computes the CRC of the configured CRAM bits based on the contents of the device and compares it with the pre-calculated CRC value obtained at the end of the configuration. If the CRCs match, there is no error in the current configuration CRAM bits. The process of error detection continues until the device is reset (by setting nCONFIG to low).

The Cyclone IV device error detection feature does not check memory blocks and I/O buffers. These device memory blocks support parity bits that are used to check the contents of memory blocks for any error. The I/O buffers are not verified during error detection because the configuration data uses flip-flops as storage elements that are more resistant to soft errors. Similar flip-flops are used to store the pre-calculated CRC and other error detection circuitry option bits.

The error detection circuitry in Cyclone IV devices uses a 32-bit CRC IEEE 802 standard and a 32-bit polynomial as the CRC generator. Therefore, a single 32-bit CRC calculation is performed by the device. If a soft error does not occur, the resulting 32-bit signature value is 0x00000000, that results in a 0 on the CRC\_ERROR output signal. If a soft error occurs in the device, the resulting signature value is non-zero and the CRC\_ERROR output signal is 1.

You can inject a soft error by changing the 32-bit CRC storage register in the CRC circuitry. After verifying the induced failure, you can restore the 32-bit CRC value to the correct CRC value with the same instruction and inserting the correct value.

Before updating it with a known bad value, Altera recommends reading out the correct value.

P

Table 9–6 lists the estimated time for each CRC calculation with minimum and maximum clock frequencies for Cyclone IV devices.

Table	9–6.	CRC	Calculation	Time
-------	------	-----	-------------	------

Device		Minimum Time (ms) <sup>(1)</sup>	Maximum Time (s) <sup>(2)</sup>		
	EP4CE6 (3)	5	2.29		
	EP4CE10 (3)	5	2.29		
	EP4CE15 (3)	7	3.17		
	EP4CE22 (3)	9	4.51		
Cyclone IV E	EP4CE30 (3)	15	7.48		
	EP4CE40 (3)	15	7.48		
	EP4CE55 (3)	23	11.77		
	EP4CE75 (3)	31	15.81		
	EP4CE115 (3)	45	22.67		
	EP4CGX15	6	2.93		
	EP4CGX22	12	5.95		
	EDACCX30	12	5.95		
Cyclone IV GY		34 (4)	17.34 <i>(4)</i>		
	EP4CGX50	34	17.34		
	EP4CGX75	34	17.34		
	EP4CGX110	62	31.27		
	EP4CGX150	62	31.27		

Notes to Table 9-6:

(1) The minimum time corresponds to the maximum error detection clock frequency and may vary with different processes, voltages, and temperatures (PVT).

(2) The maximum time corresponds to the minimum error detection clock frequency and may vary with different PVT.

(3) Only applicable for device with 1.2-V core voltage

(4) Only applicable for the F484 device package.

## **Software Support**

Enabling the CRC error detection feature in the Quartus II software generates the CRC\_ERROR output to the optional dual purpose CRC\_ERROR pin.

To enable the error detection feature using CRC, perform the following steps:

- 1. Open the Quartus II software and load a project using Cyclone IV devices.
- 2. On the Assignments menu, click Settings. The Settings dialog box appears.
- 3. In the Category list, select **Device**. The **Device** page appears.
- 4. Click **Device and Pin Options**. The **Device and Pin Options** dialog box appears as shown in Figure 9–2.
- 5. In the **Device and Pin Options** dialog box, click the **Error Detection CRC** tab.
- 6. Turn on Enable error detection CRC.
- 7. In the **Divide error check frequency by** box, enter a valid divisor as documented in Table 9–5 on page 9–5.

Figure 10–2 shows the Cyclone IV GX HSSI receiver BSC.





**To** For more information about Cyclone IV devices user I/O boundary-scan cells, refer to the *IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices* chapter.

## **BST Operation Control**

Table 10–1 lists the boundary-scan register length for Cyclone IV devices.

Table 10–1. Boundary-Scan Register Length for Cyclone IV Devices (Part 1 of 2)

Device	Boundary-Scan Register Length
EP4CE6	603
EP4CE10	603
EP4CE15	1080
EP4CE22	732
EP4CE30	1632
EP4CE40	1632
EP4CE55	1164
EP4CE75	1314
EP4CE115	1620
EP4CGX15	260
EP4CGX22	494
EP4CGX30 <sup>(1)</sup>	494
EP4CGX50	1006

# **Architectural Overview**

Figure 1–3 shows the Cyclone IV GX transceiver channel datapath.

Figure 1–3. Transceiver Channel Datapath for Cyclone IV GX Devices



Each transceiver channel consists of a transmitter and a receiver datapath. Each datapath is further structured into the following:

- Physical media attachment (PMA)—includes analog circuitry for I/O buffers, clock data recovery (CDR), serializer/deserializer (SERDES), and programmable pre-emphasis and equalization to optimize serial data channel performance.
- Physical coding sublayer (PCS)—includes hard logic implementation of digital functionality within the transceiver that is compliant with supported protocols.

Outbound parallel data from the FPGA fabric flows through the transmitter PCS and PMA, is transmitted as serial data. Received inbound serial data flows through the receiver PMA and PCS into the FPGA fabric. The transceiver supports the following interface widths:

- FPGA fabric-transceiver PCS—8, 10, 16, or 20 bits
- PMA-PCS—8 or 10 bits
- **\*** The transceiver channel interfaces through the PIPE when configured for PCIe protocol implementation. The PIPE is compliant with version 2.00 of the *PHY Interface for the PCI Express Architecture* specification.

When the byte serializer is enabled, the low-speed clock frequency is halved before feeding into the read clock of TX phase compensation FIFO. The low-speed clock is available in the FPGA fabric as tx\_clkout port, which can be used in the FPGA fabric to send transmitter data and control signals.

Figure 1-33. Transmitter Only Datapath Clocking in Non-Bonded Channel Configuration



Figure 1–34 shows the datapath clocking in receiver only operation. In this mode, the receiver PCS supports configuration without the rate match FIFO. The CDR unit in the channel recovers the clock from the received serial data and generates the high-speed recovered clock for the deserializer, and low-speed recovered clock for forwarding to the receiver PCS. The low-speed recovered clock feeds to the following blocks in the receiver PCS:

- word aligner
- 8B/10B decoder
- write clock of byte deserializer
- byte ordering
- write clock of RX phase compensation FIFO

When the byte deserializer is enabled, the low-speed recovered clock frequency is halved before feeding into the write clock of the RX phase compensation FIFO. The low-speed recovered clock is available in the FPGA fabric as rx\_clkout port, which can be used in the FPGA fabric to capture receiver data and status signals.

Figure 1-34. Receiver Only Datapath Clocking without Rate Match FIFO in Non-Bonded Channel Configuration



Note to Figure 1-34:

(1) High-speed recovered clock.

When the transceiver is configured for transmitter and receiver operation in non-bonded channel configuration, the receiver PCS supports configuration with and without the rate match FIFO. The difference is only at the receiver datapath clocking. The transmitter datapath clocking is identical to transmitter only operation mode as shown in Figure 1–33.

FPGA Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on Cyclone IV GX Supported FPGA Fabric-Transceiver Channel Interface Widths)				
20-bit FPGA fabric-Transceiver Channel Interface with PCS-PMA set to 10 bits	Two 10-bit Data (rx_dataout)				
	<pre>rx_dataoutfull[9:0] - rx_dataout (LSByte) and rx_dataoutfull[25:16] - rx_dataout (MSByte)</pre>				
	wo Receiver Sync Status Bits				
	<pre>rx_dataoutfull[10] - rx_syncstatus (LSB) and rx_dataoutfull[26] - rx_syncstatus (MSB)</pre>				
	<pre>rx_dataoutfull[11] and rx_dataoutfull[27]: 8B/10B disparity error indicator (rx_disperr)</pre>				
	Two Receiver Pattern Detect Bits				
	<pre>rx_dataoutfull[12] - rx_patterndetect (LSB) and rx_dataoutfull[28] - rx_patterndetect (MSB)</pre>				
	<pre>rx_dataoutful1[13] and rx_dataoutful1[29]: Rate Match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCI Express (PIPE) functional modes</pre>				
	<pre>rx_dataoutfull[14] and rx_dataoutfull[30]: Rate Match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCI Express (PIPE) functional modes</pre>				
	<pre>rx_dataoutfull[15] and rx_dataoutfull[31]: 8B/10B running disparity indicator (rx_runningdisp)</pre>				

#### Table 3–5. rx\_dataoutfull[31..0] FPGA Fabric-Transceiver Channel Interface Signal Descriptions (Part 3 of 3)

#### **Data Rate Reconfiguration Mode Using RX Local Divider**

The RX local divider resides in the RX PMA block for every channels. This is a hardware feature where a /2 divider is available in each of the receiver channel for the supported device. You can use this RX local divider to reconfigure the data rate at the receiver channel. This can be used for protocols such as SDI that has data rates in divisions of 2.

By using this RX local divider, you can support two different data rates without using additional transceiver PLLs. This dynamic reconfiguration mode is available only for the receiver and not applicable to the transmitter. This reconfiguration mode using the RX local divider (/2) is only supported and available in EP4CGX30 (F484 package), EP4CGX50, and EP4CGX75 devices.

**•** For more information about this RX local divider, refer to the *Cyclone IV GX Transceiver Architecture* chapter.

#### **Option 3: Use the Respective Channel Receiver Core Clocks**

- Enable this option if you want the individual channel's rx\_clkout signal to provide the read clock to its respective Receive Phase Compensation FIFO.
- This option is typically enabled when the channel is reconfigured from a Basic or Protocol configuration with or without rate matching to another Basic or Protocol configuration with or without rate matching.

Figure 3–15 shows the respective rx\_clkout of each channel clocking the respective receiver channels of a transceiver block.





## **PLL Reconfiguration Mode**

Cyclone IV GX device support the PLL reconfiguration support through the ALTPLL\_RECONFIG MegaWizard. You can use this mode to reconfigure the multipurpose PLL or general purpose PLL used to clock the transceiver channel without affecting the remaining blocks of the channel. When you reconfigure the multipurpose PLL or general purpose PLL of a transceiver block to run at a different data rate, all the transceiver channels listening to this multipurpose PLL or general purpose PLL also get reconfigure the multipurpose PLL or general purpose PLL also get reconfigure the multipurpose PLL or general purpose to the new data rate. Channel settings are not affected. When you reconfigure the multipurpose PLL or general purpose PLL to support a different data rate, you must ensure that the functional mode of the transceiver channel supports the reconfigured data rate.

The PLL reconfiguration mode can be enabled by selecting the **Enable PLL Reconfiguration** option in the ALTGX MegaWizard under **Reconfiguration Setting** tab. For multipurpose PLL or general purpose PLL reconfiguration, **.mif** files are required to dynamically reconfigure the PLL setting in order to change the output frequency of the transceiver PLL to support different data rates.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CCA_GXB</sub>	Transceiver PMA and auxiliary power supply	_	2.375	2.5	2.625	V
V <sub>CCL_GXB</sub>	Transceiver PMA and auxiliary power supply	_	1.16	1.2	1.24	V
VI	DC input voltage	_	-0.5	—	3.6	V
V <sub>0</sub>	DC output voltage	—	0	—	V <sub>CCIO</sub>	V
T <sub>J</sub> Operating junction temperature	Operating junction temperature	For commercial use	0	—	85	°C
		For industrial use	-40	—	100	°C
t <sub>RAMP</sub> Power supply ramp time	Standard power-on reset (POR) <sup>(7)</sup>	50 µs	_	50 ms	_	
		Fast POR <sup>(8)</sup>	50 µs	—	3 ms	_
I <sub>Diode</sub>	Magnitude of DC current across PCI-clamp diode when enabled	_	_	_	10	mA

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

#### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCI0</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCI0</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCI0</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCI0</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{CC_{CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCI0</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

### **ESD** Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1–5. ESD for Cyclone IV Devices GPIUS and HSSI I
--

Symbol	Parameter	Passing Voltage	Unit
V <sub>ESDHBM</sub>	ESD voltage using the HBM (GPIOs) <sup>(1)</sup>	± 2000	V
	ESD using the HBM (HSSI I/Os) <sup>(2)</sup>	± 1000	V
V <sub>ESDCDM</sub>	ESD using the CDM (GPIOs)	± 500	V
	ESD using the CDM (HSSI I/Os) <sup>(2)</sup>	± 250	V

#### Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

Symbol/ Description	Conditions	C6		C7, I7			C8				
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver	•			•							
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (F324 and smaller package) <sup>(15)</sup>	—	600	_	2500	600	—	2500	600	_	2500	Mbps
Data rate (F484 and larger package) <sup>(15)</sup>	_	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	_	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	—	V
Peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p)	V <sub>ICM</sub> = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps	0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V <sub>ICM</sub>	V <sub>ICM</sub> = 0.82 V setting	_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– $\Omega$ setting	—	100	—	—	100	—	—	100	—	Ω
termination resistors	150– $\Omega$ setting		150			150			150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI		Compliant					_			
Programmable ppm detector <sup>(4)</sup>	_				± 62.5	, 100, 128 250, 300	5, 200,				ppm
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)		_	_	±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>	_	_	±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>	_	_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) <sup>(8)</sup>	_	_	_	350 to – 5350 (7), (9)	_	_	350 to 5350 (7), (9)	_	_	350 to – 5350 (7), (9)	ppm
Run length	—		80			80			80	—	UI
	No Equalization			1.5			1.5			1.5	dB
Programmable	Medium Low			4.5		—	4.5			4.5	dB
equalization	Medium High	—		5.5	—	-	5.5	—		5.5	dB
	High		_	7			7	—	—	7	dB

Table 1-21.	<b>Transceiver S</b>	pecification fo	or Cyclone	IV GX Devices	(Part 2 of 4)	