Intel - EP4CE30F29C8L Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1803
Number of Logic Elements/Cells	28848
Total RAM Bits	608256
Number of I/O	532
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce30f29c8l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter Revision Dates

The chapters in this document, Cyclone IV Device Handbook,, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1. Cyclone IV FPGA Device Family Overview Revised: March 2016 Part Number: CYIV-51001-2.0
- Chapter 2. Logic Elements and Logic Array Blocks in Cyclone IV Devices Revised: *November* 2009 Part Number: *CYIV-51002-1.0*
- Chapter 3. Memory Blocks in Cyclone IV Devices Revised: *November* 2011 Part Number: *CYIV-51003-1.1*
- Chapter 4. Embedded Multipliers in Cyclone IV Devices Revised: *February* 2010 Part Number: *CYIV-51004-1.1*
- Chapter 5. Clock Networks and PLLs in Cyclone IV Devices Revised: October 2012 Part Number: CYIV-51005-2.4
- Chapter 6. I/O Features in Cyclone IV Devices Revised: March 2016 Part Number: CYIV-51006-2.7
- Chapter 7. External Memory Interfaces in Cyclone IV Devices Revised: March 2016 Part Number: CYIV-51007-2.6
- Chapter 8. Configuration and Remote System Upgrades in Cyclone IV Devices Revised: *May 2013* Part Number: *CYIV-51008-1.7*
- Chapter 9. SEU Mitigation in Cyclone IV Devices Revised: May 2013 Part Number: CYIV-51009-1.3
- Chapter 10. JTAG Boundary-Scan Testing for Cyclone IV Devices Revised: December 2013 Part Number: CYIV-51010-1.3
- Chapter 11. Power Requirements for Cyclone IV Devices Revised: May 2013 Part Number: CYIV-51011-1.3

GCLK Network Clock									GC	LK N	etwo	rks								
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
PLL_3_C1	—	—	—	—	—	_	\checkmark	—	—	\checkmark	—	—	—		_	—	\checkmark	_	—	\checkmark
PLL_3_C2	—	—		—	-	~		\checkmark	—	—		-				~	—	~	—	—
PLL_3_C3	—				_		~		~			_					>		>	—
PLL_3_C4	—				_			>		>		_						\checkmark		\checkmark
PLL_4_C0 (3)	—				_	\checkmark			>		\checkmark	_	_	\checkmark						—
PLL_4_C1 (3)	—		_		_	_	\checkmark			>	_	\checkmark			\checkmark			_		—
PLL_4_C2 (3)	—				_	\checkmark		>			\checkmark	_	\checkmark							—
PLL_4_C3 (3)	—		_		—	_	\checkmark		>			~		\checkmark	_			_		—
PLL_4_C4 (3)	—		_		_	_	_	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$		>	_	_	\checkmark		\checkmark			_		—
DPCLK2	—				_							_					>			—
DPCLK3 (4)	—				_							_							>	—
DPCLK4 (4)	—				-							-						>		—
DPCLK5	-		_		-	_	_				—	-	_	_	_			_		\checkmark
DPCLK6 (4)	—	_		—				—	\checkmark	_							_		—	—
DPCLK7	—	_		_	—	_	\checkmark	_	_	_	_	—		_	_	—	_	_	_	—
DPCLK8	—	_		_	—	_	_	_	_	\checkmark	_	—		_	_	—	_	_	_	—
DPCLK9 (4)	—	—		_	—	—	—	\checkmark	—	—	—	—		—	—	—	—	—	_	—
DPCLK10	—	—		_	—	—	—		—		—	—		—	\checkmark	—	—	—	_	—
DPCLK11 (4)	—	—	—	—	—	—	—	—	—	—	—	—	\checkmark	—	—	—	—	—	—	—
DPCLK12 (4)	—	—		—	—				—		—	—		\checkmark		—	—		—	—
DPCLK13	—			—	—		—					\checkmark			—			—		—

Table 5–1. GCLK Network Connections for EP4CGX15, EP4CGX22, and EP4CGX30^{(1), (2)} (Part 2 of 2)

Notes to Table 5-1:

(1) EP4CGX30 information in this table refers to all EP4CGX30 packages except F484 package.

(2) PLL_1 and PLL_2 are multipurpose PLLs while PLL_3 and PLL_4 are general purpose PLLs.

(3) PLL_4 is only available in EP4CGX22 and EP4CGX30 devices in F324 package.

(4) This pin applies to EP4CGX22 and EP4CGX30 devices.

Figure 5–14 shows a waveform example of the phase relationship of the PLL clocks in this mode.



Figure 5-14. Phase Relationship Between PLL Clocks in Normal Mode

Note to Figure 5-14:

(1) The external clock output can lead or lag the PLL internal clock signals.

Zero Delay Buffer Mode

In zero delay buffer (ZDB) mode, the external clock output pin is phase-aligned with the clock input pin for zero delay through the device. When using this mode, use the same I/O standard on the input clock and output clocks to guarantee clock alignment at the input and output pins.

Figure 5–15 shows an example waveform of the phase relationship of the PLL clocks in ZDB mode.





The R_S shown in Figure 6–2 is the intrinsic impedance of the transistors that make up the I/O buffer.



Figure 6–2. Cyclone IV Devices R_s OCT with Calibration

OCT with calibration is achieved using the OCT calibration block circuitry. There is one OCT calibration block in each of I/O banks 2, 4, 5, and 7 for Cyclone IV E devices and I/O banks 4, 5, and 7 for Cyclone IV GX devices. Each calibration block supports each side of the I/O banks. Because there are two I/O banks sharing the same calibration block, both banks must have the same V_{CCIO} if both banks enable OCT calibration. If two related banks have different V_{CCIO}, only the bank in which the calibration block resides can enable OCT calibration.

Figure 6–10 on page 6–18 shows the top-level view of the OCT calibration blocks placement.

Each calibration block comes with a pair of RUP and RDN pins. When used for calibration, the RUP pin is connected to V_{CCIO} through an external 25- Ω ±1% or 50- Ω ±1% resistor for an R_S OCT value of 25 Ω or 50 Ω , respectively. The RDN pin is connected to GND through an external 25- Ω ±1% or 50- Ω ±1% resistor for an R_S OCT value of 25 Ω or 50 Ω , respectively. The RDN pin is connected to GND through an external 25- Ω ±1% or 50- Ω ±1% resistor for an R_S OCT value of 25 Ω or 50 Ω , respectively. The external resistors are compared with the internal resistance using comparators. The resultant outputs of the comparators are used by the OCT calibration block to dynamically adjust buffer impedance.

During calibration, the resistance of the RUP and RDN pins varies.

Differential I/O Standards	I/O Bank Location	External Resistor Network at Transmitter	Transmitter (TX)	Receiver (RX)	
	5,6	Not Required			
	3,4,5,6,7,8	Three Resistors	`	v	
	5,6	Not Required			
RSDS	3,4,7,8	Three Resistors	✓	—	
	3,4,5,6,7,8	Single Resistor			
	5,6	Not Required			
111111-LVD3	3,4,5,6,7,8	Three Resistors	`	—	
סחמס	5,6	Not Required			
FFD3	3,4,5,6,7,8	3,4,5,6,7,8 Three Resistors			
BLVDS (1)	3,4,5,6,7,8	Single Resistor	\checkmark	\checkmark	
LVPECL (2)	3,4,5,6,7,8	—	—	\checkmark	
Differential SSTL-2 ⁽³⁾	3,4,5,6,7,8	—	\checkmark	\checkmark	
Differential SSTL-18 (3)	3,4,5,6,7,8	—	\checkmark	\checkmark	
Differential HSTL-18 (3)	3,4,5,6,7,8	—	\checkmark	\checkmark	
Differential HSTL-15 (3)	3,4,5,6,7,8	—	\checkmark	\checkmark	
Differential HSTL-12 ⁽³⁾	4,5,6,7,8	—	~	\checkmark	

Table 6–7. Differential I/O Standards Supported in Cyclone IV GX I/O Banks

Notes to Table 6-7:

(1) Transmitter and Receiver f_{MAX} depend on system topology and performance requirement.

(2) The LVPECL I/O standard is only supported on dedicated clock input pins.

(3) The differential SSTL-2, SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards are only supported on clock input pins and PLL output clock pins. PLL output clock pins do not support Class II interface type of differential SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards.

You can use I/O pins and internal logic to implement a high-speed differential interface in Cyclone IV devices. Cyclone IV devices do not contain dedicated serialization or deserialization circuitry. Therefore, shift registers, internal phase-locked loops (PLLs), and I/O cells are used to perform serial-to-parallel conversions on incoming data and parallel-to-serial conversion on outgoing data. The differential interface data serializers and deserializers (SERDES) are automatically constructed in the core logic elements (LEs) with the Quartus II software ALTLVDS megafunction.

Figure 7–6 shows the location and numbering of the DQS, DQ, or CQ# pins in I/O banks of the Cyclone IV E device in the 144-pin EQFP and 164-pin MBGA packages.



Figure 7–6. DQS, CQ, or CQ# Pins for Cyclone IV E Devices in the 144-Pin EQFP and 164-pin MBGA Packages

In Cyclone IV devices, the ×9 mode uses the same DQ and DQS pins as the ×8 mode, and one additional DQ pin that serves as a regular I/O pin in the ×8 mode. The ×18 mode uses the same DQ and DQS pins as ×16 mode, with two additional DQ pins that serve as regular I/O pins in the ×16 mode. Similarly, the ×36 mode uses the same DQ and DQS pins as the ×32 mode, with four additional DQ pins that serve as regular I/O pins in the ×32 mode. When not used as DQ or DQS pins, the memory interface pins are available as regular I/O pins.

Optional Parity, DM, and Error Correction Coding Pins

Cyclone IV devices support parity in ×9, ×18, and ×36 modes. One parity bit is available per eight bits of data pins. You can use any of the DQ pins for parity in Cyclone IV devices because the parity pins are treated and configured similarly to DQ pins.

DM pins are only required when writing to DDR2 and DDR SDRAM devices. QDR II SRAM devices use the BWS# signal to select the byte to be written into memory. A low signal on the DM or BWS# pin indicates the write is valid. Driving the DM or BWS# pin high causes the memory to mask the DQ signals. Each group of DQS and DQ signals has one DM pin. Similar to the DQ output signals, the DM signals are clocked by the -90° shifted clock.

- JTAG configuration allows an unlimited number of Cyclone IV devices to be cascaded in a JTAG chain.
- For more information about configuring multiple Altera devices in the same configuration chain, refer to the *Configuring Mixed Altera FPGA Chains* chapter in volume 2 of the *Configuration Handbook*.

Figure 8–27 shows JTAG configuration with a Cyclone IV device and a microprocessor.





Notes to Figure 8-27:

- (1) You must connect the pull-up resistor to a supply that provides an acceptable input signal for all devices in the chain.
- (2) Connect the nCONFIG and MSEL pins to support a non-JTAG configuration scheme. If you only use a JTAG configuration, connect the nCONFIG pin to logic-high and the MSEL pins to GND. In addition, pull DCLK and DATA[0] to either high or low, whichever is convenient on your board.
- (3) You must connect the nCE pin to GND or driven low for successful JTAG configuration.
- (4) All I/O inputs must maintain a maximum AC voltage of 4.1 V. Signals driving into TDI, TMS, and TCK must fit the maximum overshoot outlined in Equation 8–1 on page 8–5.

Configuring Cyclone IV Devices with Jam STAPL

Jam[™] STAPL, JEDEC standard JESD-71, is a standard file format for in-system programmability (ISP) purposes. Jam STAPL supports programming or configuration of programmable devices and testing of electronic systems, using the IEEE 1149.1 JTAG interface. Jam STAPL is a freely licensed open standard. The Jam Player provides an interface for manipulating the IEEE Std. 1149.1 JTAG TAP state machine.

C For more information about JTAG and Jam STAPL in embedded environments, refer to *AN 425: Using Command-Line Jam STAPL Solution for Device Programming*. To download the Jam Player, visit the Altera website (www.altera.com).

Configuring Cyclone IV Devices with the JRunner Software Driver

The JRunner software driver allows you to configure Cyclone IV devices through the ByteBlaster II or ByteBlasterMV cables in JTAG mode. The supported programming input file is in **.rbf** format. The JRunner software driver also requires a Chain Description File (**.cdf**) generated by the Quartus II software. The JRunner software driver is targeted for embedded JTAG configuration. The source code is developed for the Windows NT operating system (OS). You can customize the code to make it run on your embedded platform.

Remote System Upgrade

Cyclone IV devices support remote system upgrade in AS and AP configuration schemes. You can also implement remote system upgrade with advanced Cyclone IV features such as real-time decompression of configuration data in the AS configuration scheme.

Remote system upgrade is not supported in a multi-device configuration chain for any configuration scheme.

Functional Description

The dedicated remote system upgrade circuitry in Cyclone IV devices manages remote configuration and provides error detection, recovery, and status information. A Nios[®] II processor or a user logic implemented in the Cyclone IV device logic array provides access to the remote configuration data source and an interface to the configuration memory.

Configuration memory refers to serial configuration devices (EPCS) or supported parallel flash memory, depending on the configuration scheme that is used.

The remote system upgrade process of the Cyclone IV device consists of the following steps:

- 1. A Nios II processor (or user logic) implemented in the Cyclone IV device logic array receives new configuration data from a remote location. The connection to the remote source is a communication protocol, such as the transmission control protocol/Internet protocol (TCP/IP), peripheral component interconnect (PCI), user datagram protocol (UDP), universal asynchronous receiver/transmitter (UART), or a proprietary interface.
- 2. The Nios II processor (or user logic) writes this new configuration data into a configuration memory.
- 3. The Nios II processor (or user logic) starts a reconfiguration cycle with the new or updated configuration data.
- 4. The dedicated remote system upgrade circuitry detects and recovers from any error that might occur during or after the reconfiguration cycle and provides error status information to the user design.

Figure 8–30 shows the steps required for performing remote configuration updates (the numbers in Figure 8–30 coincide with steps 1–3).

Figure 8–30. Functional Diagram of Cyclone IV Device Remote System Upgrade



P

This chapter provides additional information about the document and Altera.

About this Handbook

This handbook provides comprehensive information about the Altera[®] Cyclone[®] IV family of devices.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact ⁽¹⁾	Contact Method	Address		
Technical support	Website	www.altera.com/support		
Technical training	Website	www.altera.com/training		
	Email	custrain@altera.com		
Product literature	Website	www.altera.com/literature		
Nontechnical support (general)	Email	nacomp@altera.com		
(software licensing)	Email	authorization@altera.com		

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning						
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.						
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, D: drive, and chiptrip.gdf file.						
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.						
	Indicates variables. For example, $n + 1$.						
italic type	Variable names are enclosed in angle brackets (< >). For example, <i><file name=""></file></i> and <i><project name="">.pof</project></i> file.						
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.						
"Subheading Title"	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, "Typographic Conventions."						

Section I. Transceivers

This section provides a complete overview of all features relating to the Cyclone[®] IV device transceivers. This section includes the following chapters:

- Chapter 1, Cyclone IV Transceivers Architecture
- Chapter 2, Cyclone IV Reset Control and Power Down
- Chapter 3, Cyclone IV Dynamic Reconfiguration

Revision History

Refer to the chapter for its own specific revision history. For information about when the chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.



Figure 1–2. F484 and Larger Packages with Transceiver Channels for Cyclone IV GX Devices

For more information about the transceiver architecture, refer to the following sections:

- "Architectural Overview" on page 1–4
- "Transmitter Channel Datapath" on page 1–5
- "Receiver Channel Datapath" on page 1–11
- "Transceiver Clocking Architecture" on page 1–26
- "Transceiver Channel Datapath Clocking" on page 1–29
- "FPGA Fabric-Transceiver Interface Clocking" on page 1–43
- "Calibration Block" on page 1–45
- "PCI-Express Hard IP Block" on page 1–46

The following describes the 8B/10B encoder behavior in reset condition (as shown in Figure 1–7):

- During reset, the 8B/10B encoder ignores the inputs (tx_datain and tx_ctrlenable ports) from the FPGA fabric and outputs the K28.5 pattern from the RD- column continuously until the tx_digitalreset port is deasserted.
- Upon deassertion of the tx_digitalreset port, the 8B/10B encoder starts with a negative disparity and transmits three K28.5 code groups for synchronization before it starts encoding and transmitting data on its output.
- Due to some pipelining of the transmitter PCS, some "don't cares" (10'hxxx) are sent before the three synchronizing K28.5 code groups.

clock tx_digitalreset dataout[9..0] K28.5 K28.5-K28.5 K28.5-. K28.5+ K28.5-Dx.y+ ххх ххх Normal During reset Don't cares after reset Synchronization operation

Figure 1–7. 8B/10B Encoder Behavior in Reset Condition

The encoder supports forcing the running disparity to either positive or negative disparity with tx_forcedisp and tx_dispval ports. Figure 1–8 shows an example of tx_forcedisp and tx_dispval port use, where data is shown in hexadecimal radix.



Figure 1–8. Force Running Disparity Operation

In this example, a series of K28.5 code groups are continuously sent. The stream alternates between a positive disparity K28.5 (RD+) and a negative disparity K28.5 (RD-) to maintain a neutral overall disparity. The current running disparity at time n + 1 indicates that the K28.5 in time n + 2 should be encoded with a negative disparity. Because tx_forcedisp is high at time n + 2, and tx_dispval is low, the K28.5

Receiver Channel Datapath

The following sections describe the Cyclone IV GX receiver channel datapath architecture as shown in Figure 1–3 on page 1–4:

- "Receiver Input Buffer" on page 1–11
- "Clock Data Recovery" on page 1–15
- "Deserializer" on page 1–16
- "Word Aligner" on page 1–17
- "Deskew FIFO" on page 1–22
- "Rate Match FIFO" on page 1–23
- "8B/10B Decoder" on page 1–23
- "Byte Deserializer" on page 1–24
- "Byte Ordering" on page 1–24
- "RX Phase Compensation FIFO" on page 1–25

Receiver Input Buffer

Table 1–2 lists the electrical features supported by the Cyclone IV GX receiver input buffer.

Table 1-2.	Electrical	Features	Supported	by the	Receiver	Input Buffer
------------	------------	-----------------	-----------	--------	----------	---------------------

I/O Standard	Programmable Common Mode Voltage (V)	Coupling
1.4-V PCML	0.82	AC, DC
1.5-V PCML	0.82	AC, DC
2.5-V PCML	0.82	AC
LVPECL	0.82	AC
LVDS	0.82	AC, DC (1)

Note to Table 1–2:

(1) DC coupling is supported for LVDS with lower on-chip common mode voltage of 0.82 V.

When the byte serializer is enabled, the common bonded low-speed clock frequency is halved before feeding to the read clock of TX phase compensation FIFO. The common bonded low-speed clock is available in FPGA fabric as coreclkout port, which can be used in FPGA fabric to send transmitter data and control signals to the bonded channels.



Figure 1–38. Transmitter Only Datapath Clocking in Bonded Channel Configuration

Bonded channel configuration is not available for Receiver Only channel operation because each of the channels are individually clocked by its recovered clock.

The compliance pattern is a repeating sequence of the four code groups: /K28.5/; /D21.5/; /K28.5/; /D10.2/. Figure 1–53 shows the compliance pattern transmission where the tx_forcedispcompliance port must be asserted in the same parallel clock cycle as /K28.5/D21.5/ of the compliance pattern on tx_datain[15..0] port.

Figure 1–53. Compliance Pattern Transmission Support in PCI Express (PIPE) Mode



Reset Requirement

Cyclone IV GX devices meets the PCIe reset time requirement from device power up to the link active state with the configuration schemes listed in Table 1–17.

Table 1–18. Electrical Idle Inference Conditions

Device	Configuration Scheme	Configuration Time (ms)
EP4CGX15	Passive serial (PS)	51
EP4CGX22	PS	92
EP4CGX30 ⁽¹⁾	PS	92
EP4CGX50	Fast passive parallel (FPP)	41
EP4CGX75	FPP	41
EP4CGX110	FPP	70
EP4CGX150	FPP	70

Note to Table 1–18:

(1) EP4CGX30 device in F484 package fulfills the PCIe reset time requirement using FPP configuration scheme with configuration time of 41 ms.

GIGE Mode

GIGE mode provides the transceiver channel datapath configuration for GbE (specifically the 1000 Base-X physical layer device (PHY) standard) protocol implementation. The Cyclone IV GX transceiver provides the PMA and the following PCS functions as defined in the IEEE 802.3 specification for 1000 Base-X PHY:

- 8B/10B encoding and decoding
- synchronization

If you enabled the auto-negotiation state machine in the FPGA core with the rate match FIFO, refer to "Clock Frequency Compensation" on page 1–63.

Receive Bit-Slip Indication

The number of bits slipped in the word aligner for synchronization in manual alignment mode is provided with the rx_bitslipboundaryselectout [4..0] signal. For example, if one bit is slipped in word aligner to achieve synchronization, the output on rx_bitslipboundaryselectout [4..0] signal shows a value of 1 (5'00001). The information from this signal helps in latency calculation through the receiver as the number of bits slipped in the word aligner varies at each synchronization.

Transmit Bit-Slip Control

The transmitter datapath supports bit-slip control to delay the serial data transmission by a number of specified bits in PCS with tx_bitslipboundaryselect[4..0] port. With 8- or 10-bit channel width, the transmitter supports zero to nine bits of data slip. This feature helps to maintain a fixed round trip latency by compensating latency variation from word aligner when providing the appropriate values on tx_bitslipboundaryselect[4..0] port based on values on rx_bitslipboundaryselectout[4..0] signal.

PLL PFD feedback

In Deterministic Latency mode, when transmitter input reference clock frequency is the same as the low-speed clock, the PLL that clocks the transceiver supports PFD feedback. When enabled, the PLL compensates for delay uncertainty in the low-speed clock (tx_clkout in ×1 configuration or coreclkout in ×4 configuration) path relative to input reference and the transmitter datapath latency is fixed relative to the transmitter input reference clock.

SDI Mode

SDI mode provides the non-bonded (×1) transceiver channel datapath configuration for HD- and 3G-SDI protocol implementations.

Cyclone IV GX transceivers configured in SDI mode provides the serialization and deserialization functions that supports the SDI data rates as listed in Table 1–24.

SMPTE Standard ⁽¹⁾	Configuration	Data Rate (Mbps)	FPGA Fabric-to- Transceiver Width	Byte SERDES Usage	
		1/92 5	20-bit	Used	
2021/	High definition (HD)	1405.5	10-bit	Not used	
292101		1/85	20-bit	Used	
		1405	10-bit	Not used	
424M	Third-generation (3G)	2967	20-bit	haall	
	minu-generation (50)	2970	20-011	0360	

Table 1–24. Supported SDI Data Rates

Note to Table 1-24:

(1) Society of Motion Picture and Television Engineers (SMPTE).

SDI functions such as scrambling/de-scrambling, framing, and cyclic redundancy check (CRC) must be implemented in the user logic.

As shown in Figure 2–5, perform the following reset procedure for the receiver CDR in manual lock mode configuration:

- 1. After power up, assert pll areset for a minimum period of 1 µs (the time between markers 1 and 2).
- 2. Keep the tx digitalreset, rx analogreset, rx digitalreset, and rx locktorefclk signals asserted and the rx locktodata signal deasserted during this time period. After you deassert the pll areset signal, the multipurpose PLL starts locking to the input reference clock.
- 3. After the multipurpose PLL locks, as indicated by the pll locked signal going high (marker 3), deassert the tx digitalreset signal (marker 4). For the receiver operation, after deassertion of the busy signal, wait for two parallel clock cycles to deassert the rx_analogreset signal.
- 4. In a bonded channel group, wait for at least $t_{LTR_LTD_Manual}$, then deassert rx locktorefclk and assert rx locktodata (marker 7). At this point, the receiver CDR of all the channels enters into lock-to-data mode and starts locking to the received data.
- 5. After asserting the rx locktodata signal, wait for at least t_{LTD Manual} before deasserting rx_digitalreset (the time between markers 7 and 8). At this point, the transmitter and receiver are ready for data traffic.

Non-Bonded Channel Configuration

In non-bonded channels, each channel in the ALTGX MegaWizard Plug-In Manager instance contains its own tx digitalreset, rx analogreset, rx digitalreset, and rx freqlocked signals.

You can reset each channel independently. For example, if there are four non-bonded channels, the ALTGX MegaWizard Plug-In Manager provides four each of the following signals: tx digitalreset, rx analogreset, rx digitalreset, and rx freqlocked.

Table 2-6 lists the reset and power-down sequences for one channel in a non-bonded configuration under the stated functional modes.

Table 2–6. Reset and Power-	Down Sequences for Non-Bor	ided Channel Configurations
Channel Set Up	Receiver CDR Mode	Refer to
Transmitter Only	Basic ×1	"Transmitter Only Channel" on page 2–11
Receiver Only	Automatic lock mode	"Receiver Only Channel—Receiver CDR in Automatic Lock Mode" on page 2–11
Receiver Only	Manual lock mode	"Receiver Only Channel—Receiver CDR in Manual Lock Mode" on page 2–12
Receiver and Transmitter	Automatic lock mode	"Receiver and Transmitter Channel—Receiver CDR in Automatic Lock Mode" on page 2–13
Receiver and Transmitter	Manual lock mode	"Receiver and Transmitter Channel—Receiver CDR in

Follow the same reset sequence for all the other channels in the non-bonded configuration.

Manual Lock Mode" on page 2-14

Read Transaction

If you want to read the existing values from a specific channel connected to the ALTGX_RECONFIG instance, observe the corresponding byte positions of the PMA control output port after the read transaction is completed.

For example, if the number of channels controlled by the ALTGX_RECONFIG is two, the tx_vodctrl_out is 6 bits wide. The tx_vodctrl_out[2:0] signal corresponds to channel 1 and the tx vodctrl_out[5:3] signal corresponds to channel 2.

To complete a read transaction to the $\rm V_{OD}$ values of the second channel, perform the following steps:

- 1. Before you initiate a read transaction, set the rx_tx_duplex_sel port to **2'b10** so that only the transmit PMA controls are read from the transceiver channel.
- 2. Ensure that the busy signal is low before you start a read transaction.
- 3. Assert the read signal for one reconfig_clk clock cycle. This initiates the read transaction.
- 4. The busy output status signal is asserted high to indicate that the dynamic reconfiguration controller is busy reading the PMA control settings.
- 5. When the read transaction has completed, the busy signal goes low. The data_valid signal is asserted, indicating that the data available at the read control signal is valid.
- 6. To read the current V_{OD} values in channel 2, observe the values in <code>tx_vodctrl_out[5:3]</code>.

In the waveform example shown in Figure 3–7, the transmit V_{OD} settings written in channels 1 and 2 prior to the read transaction are 3'b001 and 3'b010, respectively.

Figure 3-7. Read Transaction Waveform—Use the same control signal for all the channels Option Enabled



Note to Figure 3-7:

(1) In this waveform example, you want to read from only the transmitter portion of all the channels.

Simultaneous write and read transactions are not allowed.

Symbol	Madaa	C	6	C7 ,	, 17	C8,	A7	C8L,	, 18L	C	9L	llnit
	WUUUUUU	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{DUTY}		45	55	45	55	45	55	45	55	45	55	%
TCCS	_	—	200		200	—	200	—	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	_	600	_	700	ps
t _{LOCK} (2)		—	1	_	1	—	1	—	1	_	1	ms

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 2 of 2)

Notes to Table 1-35:

(1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.

Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Symbol	Madaa	C6		C7, I7		C8,	A7	C8L	, 18L	C9L		llnit
	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	10	437.5	10	370	10	320	10	320	10	250	MHz
	×8	10	437.5	10	370	10	320	10	320	10	250	MHz
f _{HSCLK} (input	×7	10	437.5	10	370	10	320	10	320	10	250	MHz
frequency)	×4	10	437.5	10	370	10	320	10	320	10	250	MHz
1 37	×2	10	437.5	10	370	10	320	10	320	10	250	MHz
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	MHz
	×10	100	875	100	740	100	640	100	640	100	500	Mbps
	×8	80	875	80	740	80	640	80	640	80	500	Mbps
	×7	70	875	70	740	70	640	70	640	70	500	Mbps
NJUUN	×4	40	875	40	740	40	640	40	640	40	500	Mbps
	×2	20	875	20	740	20	640	20	640	20	500	Mbps
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	Mbps
SW	—		400		400		400	_	550		640	ps
Input jitter tolerance	_	_	500		500		550	_	600	_	700	ps
t _{LOCK} (2)	_		1		1		1	_	1		1	ms

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

Notes to Table 1-36:

(1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.

Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

Document Revision History

Table 1–47 lists the revision history for this chapter.

	Table 1-47.	Document	Revision	History
--	-------------	----------	----------	---------

Date	Version	Changes		
December 2016	2.1	Added note to Table 1–9 and Table 1–10.		
March 2016	2.0	Updated note (5) in Table 1–21 to remove support for the N148 package.		
Ostahan 0014	10	Updated maximum value for V _{CCD_PLL} in Table 1–1.		
	1.9	Removed extended temperature note in Table 1–3.		
December 2013	1.8	Updated Table 1–21 by adding Note (15).		
May 2013	1.7	Updated Table 1–15 by adding Note (4).		
		■ Updated the maximum value for V _I , V _{CCD_PLL} , V _{CCIO} , V _{CC_CLKIN} , V _{CCH_GXB} , and V _{CCA_GXB} Table 1–1.		
		■ Updated Table 1–11 and Table 1–22.		
October 2012 1.6	1.6	 Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock. 		
		■ Updated Table 1–29 to include the typical DCLK value.		
		 Updated the minimum f_{HSCLK} value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35. 		
November 2011 1.5		 Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections. 		
	1.5	■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21.		
		■ Updated Figure 1–1.		
December 2010		 Updated for the Quartus II software version 10.1 release. 		
	1.4	■ Updated Table 1–21 and Table 1–25.		
		Minor text edits.		
July 2010		Updated for the Quartus II software version 10.0 release:		
		■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.		
	1.3	■ Updated Figure 1–2 and Figure 1–3.		
		Removed SW Requirement and TCCS for Cyclone IV Devices tables.		
		 Minor text edits. 		
March 2010 1.2		Updated to include automotive devices:		
		 Updated the "Operating Conditions" and "PLL Specifications" sections. 		
	1.2	■ Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43.		
		Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os.		
		 Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices. 		
		 Minor text edits. 		