#### Intel - EP4CE40F29C8LN Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	2475
Number of Logic Elements/Cells	39600
Total RAM Bits	1161216
Number of I/O	532
Number of Gates	
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce40f29c8ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Up to 532 user I/Os
  - LVDS interfaces up to 840 Mbps transmitter (Tx), 875 Mbps Rx
  - Support for DDR2 SDRAM interfaces up to 200 MHz
  - Support for QDRII SRAM and DDR SDRAM up to 167 MHz
- Up to eight phase-locked loops (PLLs) per device
- Offered in commercial and industrial temperature grades

## **Device Resources**

Table 1–1 lists Cyclone IV E device resources.

Table 1–1. Resources for the Cyclone IV E Device Family

Resources	EP4CE6	EP4CE10	EP4CE15	EP4CE22	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115
Logic elements (LEs)	6,272	10,320	15,408	22,320	28,848	39,600	55,856	75,408	114,480
Embedded memory (Kbits)	270	414	504	594	594	1,134	2,340	2,745	3,888
Embedded 18 × 18 multipliers	15	23	56	66	66	116	154	200	266
General-purpose PLLs	2	2	4	4	4	4	4	4	4
Global Clock Networks	10	10	20	20	20	20	20	20	20
User I/O Banks	8	8	8	8	8	8	8	8	8
Maximum user I/O <sup>(1)</sup>	179	179	343	153	532	532	374	426	528

#### Note to Table 1-1:

(1) The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver pins and dedicated configuration pins are not included in the pin count.



Figure 5–23 shows a functional simulation of the PLL reconfiguration feature.

Figure 5-23. PLL Reconfiguration Scan Chain

When reconfiguring the counter clock frequency, the corresponding counter phase shift settings cannot be reconfigured using the same interface. You can reconfigure phase shifts in real time using the dynamic phase shift reconfiguration interface. If you reconfigure the counter frequency, but wish to keep the same non-zero phase shift setting (for example, 90°) on the clock output, you must reconfigure the phase shift after reconfiguring the counter clock frequency.

## Post-Scale Counters (C0 to C4)

You can configure multiply or divide values and duty cycle of post-scale counters in real time. Each counter has an 8-bit high time setting and an 8-bit low time setting. The duty cycle is the ratio of output high or low time to the total cycle time, that is the sum of the two. Additionally, these counters have two control bits, rbypass, for bypassing the counter, and rselodd, to select the output clock duty cycle.

When the rbypass bit is set to 1, it bypasses the counter, resulting in a divide by one. When this bit is set to 0, the PLL computes the effective division of the VCO output frequency based on the high and low time counters. For example, if the post-scale divide factor is 10, the high and low count values are set to 5 and 5, to achieve a 50–50% duty cycle. The PLL implements this duty cycle by transitioning the output clock from high-to-low on the rising edge of the VCO output clock. However, a 4 and 6 setting for the high and low count values, respectively, would produce an output clock with a 40–60% duty cycle.

The rselodd bit indicates an odd divide factor for the VCO output frequency with a 50% duty cycle. For example, if the post-scale divide factor is three, the high and low time count values are 2 and 1, respectively, to achieve this division. This implies a 67%–33% duty cycle. If you need a 50%–50% duty cycle, you must set the rselodd control bit to 1 to achieve this duty cycle despite an odd division factor. The PLL implements this duty cycle by transitioning the output clock from high-to-low on a falling edge of the VCO output clock. When you set rselodd = 1, subtract 0.5 cycles from the high time and add 0.5 cycles to the low time.

For example:

■ High time count = 2 cycles

# I/O Banks

I/O pins on Cyclone IV devices are grouped together into I/O banks. Each bank has a separate power bus.

Cyclone IV E devices have eight I/O banks, as shown in Figure 6–9. Each device I/O pin is associated with one I/O bank. All single-ended I/O standards are supported in all banks except HSTL-12 Class II, which is only supported in column I/O banks. All differential I/O standards are supported in all banks. The only exception is HSTL-12 Class II, which is only supported in column I/O banks.

Cyclone IV GX devices have up to ten I/O banks and two configuration banks, as shown in Figure 6–10 on page 6–18 and Figure 6–11 on page 6–19. The Cyclone IV GX configuration I/O bank contains three user I/O pins that can be used as normal user I/O pins if they are not used in configuration modes. Each device I/O pin is associated with one I/O bank. All single-ended I/O standards are supported except HSTL-12 Class II, which is only supported in column I/O banks. All differential I/O standards are supported in top, bottom, and right I/O banks. The only exception is HSTL-12 Class II, which is only supported in column I/O banks.

The entire left side of the Cyclone IV GX devices contain dedicated high-speed transceiver blocks for high speed serial interface applications. There are a total of 2, 4, and 8 transceiver channels for Cyclone IV GX devices, depending on the density and package of the device. For more information about the transceiver channels supported, refer to Figure 6–10 on page 6–18 and Figure 6–11 on page 6–19.



#### Figure 6–11. Cyclone IV GX I/O Banks for EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 <sup>(1), (2), (9)</sup>

#### Notes to Figure 6–11:

- (1) This is a top view of the silicon die. For exact pin locations, refer to the pin list and the Quartus II software.
- (2) True differential (PPDS, LVDS, mini-LVDS, and RSDS I/O standards) outputs are supported in row I/O banks 5 and 6 only. External resistors are needed for the differential outputs in column I/O banks.
- (3) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output pins.
- (4) The HSTL-12 Class II is supported in column I/O banks 4, 7, and 8.
- (5) The differential SSTL-18 and SSTL-2, differential HSTL-18, and HSTL-15 I/O standards are supported only on clock input pins and phase-locked loops (PLLs) output clock pins. PLL output clock pins do not support Class II interface type of differential SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards.
- (6) The differential HSTL-12 I/O standard is only supported on clock input pins and PLL output clock pins. Differential HSTL-12 Class II is supported only in column I/O banks 4, 7, and 8.
- (7) BLVDS output uses two single-ended outputs with the second output programmed as inverted. BLVDS input uses the LVDS input buffer.
- (8) The PCI-X I/O standard does not meet the IV curve requirement at the linear region.
- (9) The OCT block is located in the shaded banks 4, 5, and 7.
- (10) The dedicated clock input I/O banks 3A, 3B, 8A, and 8B can be used either for HSSI input reference clock pins or clock input pins.
- (11) Single-ended clock input support is available for dedicated clock input I/O banks 3B and 8B.

#### **Single SRAM Object File**

The second method configures both the master device and slave devices with the same **.sof**. The serial configuration device stores one copy of the **.sof**. You must set up one or more slave devices in the chain. All the slave devices must be set up in the same way (Figure 8–5).





#### Notes to Figure 8-5:

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone IV device in AS mode and the slave devices in PS mode. To connect the MSEL pins for the master device in AS mode and slave devices in PS mode, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V<sub>CCA</sub> or GND.
- (4) Connect the series resistor at the near end of the serial configuration device.
- (5) Connect the repeater buffers between the master and slave devices for DATA[0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 8–5.
- (6) The 50-Ω series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50-Ω series resistors if the 2.5- or 3.0-V configuration voltage standard is applied.
- (7) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH\_nCE pin in AP mode. The ASDO pin functions as DATA [1] pin in AP and FPP modes.
- (8) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.
- (9) For multi-devices AS configuration using Cyclone IV E with 1,0 V core voltage, the maximum board trace-length from the serial configuration device to the junction-split on both DCLK and Data0 line is 3.5 inches.

In this setup, all the Cyclone IV devices in the chain are connected for concurrent configuration. This reduces the AS configuration time because all the Cyclone IV devices are configured in one configuration cycle. Connect the nCE input pins of all the Cyclone IV devices to GND. You can either leave the nCEO output pins on all the Cyclone IV devices unconnected or use the nCEO output pins as normal user I/O pins. The DATA and DCLK pins are connected in parallel to all the Cyclone IV devices.

JTAG instructions have precedence over any other configuration modes. Therefore, JTAG configuration can take place without waiting for other configuration modes to complete. For example, if you attempt JTAG configuration in Cyclone IV devices during PS configuration, PS configuration terminates and JTAG configuration begins. If the MSEL pins are set to AS mode, the Cyclone IV device does not output a DCLK signal when JTAG configuration takes place.

The four required pins for a device operating in JTAG mode are TDI, TDO, TMS, and TCK. All the JTAG input pins are powered by the  $V_{CCIO}$  pin and support the LVTTL I/O standard only. All user I/O pins are tri-stated during JTAG configuration. Table 8-14 explains the function of each JTAG pin.

**Pin Name Pin Type** Description Serial input pin for instructions as well as test and programming data. Data shifts in on the Test data rising edge of TCK. If the JTAG interface is not required on the board, the JTAG circuitry is TDI disabled by connecting this pin to  $V_{CC}$ . TDI pin has weak internal pull-up resistors (typically 25 input kΩ). Serial data output pin for instructions as well as test and programming data. Data shifts out on Test data the falling edge of TCK. The pin is tri-stated if data is not being shifted out of the device. If the TDO output JTAG interface is not required on the board, the JTAG circuitry is disabled by leaving this pin unconnected. Input pin that provides the control signal to determine the transitions of the TAP controller state machine. Transitions in the state machine occur on the rising edge of TCK. Therefore, Test mode TMS must be set up before the rising edge of TCK. TMS is evaluated on the rising edge of TCK. TMS select If the JTAG interface is not required on the board, the JTAG circuitry is disabled by connecting this pin to  $V_{CC}$ . TMS pin has weak internal pull-up resistors (typically 25 k $\Omega$ ). The clock input to the BST circuitry. Some operations occur at the rising edge, while others Test clock occur at the falling edge. If the JTAG interface is not required on the board, the JTAG circuitry TCK input

Table 8–14. Dedicated JTAG Pins

You can download data to the device through the USB-Blaster, MasterBlaster, ByteBlaster II, or ByteBlasterMV download cable, or the EthernetBlaster communications cable during JTAG configuration. Configuring devices with a cable is similar to programming devices in-system. Figure 8-23 and Figure 8-24 show the JTAG configuration of a single Cyclone IV device.

is disabled by connecting this pin to GND. The TCK pin has an internal weak pull-down resistor.

For device using V<sub>CCIO</sub> of 2.5, 3.0, and 3.3 V, refer to Figure 8–23. All I/O inputs must maintain a maximum AC voltage of 4.1 V because JTAG pins do not have the internal PCI clamping diodes to prevent voltage overshoot when using V<sub>CCIO</sub> of 2.5, 3.0, and 3.3 V. You must power up the V<sub>CC</sub> of the download cable with a 2.5-V supply from V<sub>CCA</sub>. For device using V<sub>CCIO</sub> of 1.2, 1.5, and 1.8 V, refer to Figure 8–24. You can power up the V<sub>CC</sub> of the download cable with the supply from V<sub>CCIO</sub>.





#### Notes to Figure 8-23:

- (1) Connect these pull-up resistors to the  $V_{\text{CCIO}}$  supply of the bank in which the pin resides.
- (2) Connect the nCONFIG and MSEL pins to support a non-JTAG configuration scheme. If you only use JTAG configuration, connect the nCONFIG pin to logic-high and the MSEL pins to GND. In addition, pull DCLK and DATA[0] to either high or low, whichever is convenient on your board.
- (3) Pin 6 of the header is a V<sub>10</sub> reference voltage for the MasterBlaster output driver. V<sub>10</sub> must match the device's V<sub>CCA</sub>. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. When using the USB-Blaster, ByteBlaster II, ByteBlasterMV, and EthernetBlaster cables, this pin is a no connect.
- (4) The nCE pin must be connected to GND or driven low for successful JTAG configuration.
- (5) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (6) Power up the  $V_{CC}$  of the EthernetBlaster, ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5-V supply from  $V_{CCA}$ . Third-party programmers must switch to 2.5 V. Pin 4 of the header is a  $V_{CC}$  power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.
- (7) Resistor value can vary from 1 k $\Omega$  to 10 k $\Omega$ ..

Bank	Description	Input/Output	Dedicated	Powered By	Configuration Mode
4	Dama (a) (1) (2)	Input		V <sub>CCIO</sub>	PS, FPP, AS
I	DATA[0] (1), (2)	Bidirectional		V <sub>CCIO</sub>	AP
		Input		V <sub>CCIO</sub>	FPP
1	DATA[1] (2) /ASDO (1)	Output	—	V <sub>CCIO</sub>	AS
		Bidirectional		V <sub>CCIO</sub>	AP
o	ר ב] ( <i>2</i> )	Input		V <sub>CCIO</sub>	FPP
0	DAIA[/2] (-/	Bidirectional		V <sub>CCIO</sub>	AP
8	DATA[158] (2)	Bidirectional	—	V <sub>CCIO</sub>	AP
6	INIT_DONE	Output	—	Pull-up	Optional, all modes
1	nSTATUS	Bidirectional	Yes	Pull-up	All modes
1	nCE	Input	Yes	V <sub>CCIO</sub>	All modes
4	DOLK (1) (2)	Input Yes		V <sub>CCIO</sub>	PS, FPP
I	DCLK (7), (-)	Output	—	V <sub>CCIO</sub>	AS, AP
6	CONF_DONE	Bidirectional	Yes Pull-up		All modes
1	TDI	Input	Yes V <sub>CCIO</sub>		JTAG
1	TMS	Input	Yes V <sub>CCI0</sub>		JTAG
1	ТСК	Input	Yes	V <sub>CCIO</sub>	JTAG
1	nCONFIG	Input	Yes	V <sub>CCIO</sub>	All modes
6	CLKUSR	Input	—	V <sub>CCIO</sub>	Optional
6	nCEO	Output	—	V <sub>CCIO</sub>	Optional, all modes
6	MSEL[]	Input	Yes	V <sub>CCINT</sub>	All modes
1	TDO	Output	Yes	V <sub>CCIO</sub>	JTAG
7	PADD[140]	Output	—	V <sub>CCIO</sub>	AP
8	PADD[1915]	Output	—	V <sub>CCIO</sub>	AP
6	PADD[2320]	Output	—	V <sub>CCIO</sub>	AP
1	nRESET	Output	—	V <sub>CCIO</sub>	AP
6	nAVD	Output	—	V <sub>CCIO</sub>	AP
6	nOE	Output	—	V <sub>CCIO</sub>	AP
6	nWE	Output	—	V <sub>CCIO</sub>	AP
5	DEV_OE	Input	—	V <sub>CCIO</sub>	Optional, AP

Table 8–19. Configuration Pin Summary for Cyclone IV E Devices (Part 2 of 3)

Figure 9–3 shows the error detection block diagram in FPGA devices and shows the interface that the WYSIWYG atom enables in your design.



Figure 9–3. Error Detection Block Diagram

The user logic is affected by the soft error failure, so reading out the 32-bit CRC signature through the regout should not be relied upon to detect a soft error. You should rely on the CRC\_ERROR output signal itself, because this CRC\_ERROR output signal cannot be affected by a soft error.

To enable the cycloneiv\_crcblock WYSIWYG atom, you must name the atom for each Cyclone IV device accordingly.

Example 9–1 shows an example of how to define the input and output ports of a WYSIWYG atom in a Cyclone IV device.

#### Example 9–1. Error Detection Block Diagram

```
cycloneiv_crcblock<crcblock_name>
(
.clk(<clock source>),
.shiftnld(<shiftnld source>),
.ldsrc(<ldsrc source>),
.crcerror(<crcerror out destination>),
.regout(<output destination>),
);
```



Figure 1–26. PLL Input Reference Clocks in Transceiver Operation for F484 and Larger Packages  $^{(1)}$ ,  $^{(2)}$ ,  $^{(3)}$ 

#### Notes to Figure 1-26:

- (1) The REFCLK2 and REFCLK3 pins are dual-purpose CLKIO, REFCLK, or DIFFCLK pins that reside in banks 3A and 8A respectively.
- (2) The REFCLK[1..0] and REFCLK[5..4] pins are dual-purpose differential REFCLK or DIFFCLK pins that reside in banks 3B and 8B respectively. These clock input pins do not have access to the clock control blocks and GCLK networks. For more details, refer to the *Clock Networks and PLLs in Cyclone IV Devices* chapter.
- (3) Using any clock input pins other than the designated REFCLK pins as shown here to drive the MPLLs and GPLLs may have reduced jitter performance.

The input reference clocks reside in banks 3A, 3B, 8A, and 8B have dedicated  $V_{CC\_CLKIN3A}$ ,  $V_{CC\_CLKIN3B}$ ,  $V_{CC\_CLKIN8A}$ , and  $V_{CC\_CLKIN8B}$  power supplies separately in their respective I/O banks to avoid the different power level requirements in the same bank for general purpose I/Os (GPIOs). Table 1–6 lists the supported I/O standard for the REFCLK pins.

	ЦССІ		Torminatio	VCC_	CLKIN Level	I/O Pin Type			
I/O Standard	Protocol	Coupling	Coupling n Input O		Output	Column I/O	Row I/O	Supported Banks	
LVDS	ALL	Differential	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B	
LVPECL	ALL	AC (Needs	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B	
4 0 1 4 5 1	ALL off-chip	on-chip resistor to	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B	
1.2 V, 1.5 V, 3.3 V PCMI	ALL	restore	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B	
0.0 1 1 0	ALL	V <sub>CM</sub> )	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B	
HCSL	PCle	Differential DC	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B	

Table 1–6. REFCLK I/O Standard Support

For Transmitter and Receiver operation in bonded channel configuration, the receiver PCS supports configuration with rate match FIFO, and configuration without rate match FIFO. Figure 1–39 shows the datapath clocking in Transmitter and Receiver operation with rate match FIFO in ×2 and ×4 bonded channel configurations. For Transmitter and Receiver operation in bonded channel configuration without rate match FIFO, the datapath clocking is identical to Figure 1–38 for the bonded transmitter channels, and Figure 1–34 on page 1–35 for the receiver channels.

#### **Receiver Spread Spectrum Clocking**

Asynchronous SSC is not supported in Cyclone IV devices. You can implement only synchronous SSC for SATA, V-by-One, and Display Port protocols in Basic mode.

## **PCI Express (PIPE) Mode**

PIPE mode provides the transceiver channel datapath configuration that supports ×1, ×2, and ×4 initial lane width for PCIe Gen1 signaling rate with PIPE interface implementation. The Cyclone IV GX transceiver provides following features in PIPE mode:

- PIPE interface
- receiver detection circuitry
- electrical idle control
- signal detect at receiver
- lane synchronization with compliant state machine
- clock rate compensation with rate match FIFO
- Low-Latency Synchronous PCIe
- fast recovery from P0s state
- electrical idle inference
- compliance pattern transmission
- reset requirement

Figure 1–48 shows the transceiver channel datapath and clocking when configured in PIPE mode with ×1 channel configuration.

Figure 1–48. Transceiver Channel Datapath and Clocking when Configured in PIPE Mode with ×1 Channel Configuration



#### Notes to Figure 1-48:

- (1) Low-speed recovered clock.
- (2) High-speed recovered clock.

## **Reverse Parallel Loopback**

The reverse parallel loopback option is only available for PIPE mode. In this mode, the received serial data passes through the receiver CDR, deserializer, word aligner, and rate match FIFO before looping back to the transmitter serializer and transmitted out through the TX buffer, as shown in Figure 1–70. The received data is also available to the FPGA fabric. This loopback mode is compliant with version 2.00 of the *PHY Interface for the PCI Express Architecture* specification.

To enable the reverse parallel loopback mode, assert the tx\_detectrxloopback port in P0 power state.

Figure 1–70. PIPE Reverse Parallel Loopback Path (1)



Note to Figure 1–70: (1) Grayed-Out Blocks are Not Active in this mode.

## **Serial Loopback**

The serial loopback option is available for all functional modes except PIPE mode. In this mode, the data from the FPGA fabric passes through the transmitter channel and looped back to the receiver channel, bypassing the receiver buffer, as shown in Figure 1–71. The received data is available to the FPGA logic for verification. The receiver input buffer is not active in this mode. With this option, you can check the operation of all enabled PCS and PMA functional blocks in the transmitter and receiver channels.

The transmitter channel sends the data to both the serial output port and the receiver channel. The differential output voltage on the serial ports is based on the selected  $V_{OD}$  settings. The data is looped back to the receiver CDR and is retimed through different clock domains. You must provide an alignment pattern for the word aligner to enable the receiver channel to retrieve the byte boundary.

# **Document Revision History**

	Table 2–8 lists	the revision	history for	this chapter.
--	-----------------	--------------	-------------	---------------

Table 2–8.	Document	Revision	History
------------	----------	----------	---------

Date	Version	Changes				
September 2014	1.4	<ul> <li>Removed the rx_pll_locked signal from the "Sample Reset Sequence of Receiver Only Channel—Receiver CDR in Manual Lock Mode" and the "Sample Reset Sequence of Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode" figures.</li> </ul>				
		<ul> <li>Added rx_pll_locked to Figure 2–7 and Figure 2–9.</li> </ul>				
May 2013	1.3	<ul> <li>Added information on rx_pll_locked to "Receiver Only Channel—Receiver CDR in Manual Lock Mode" and "Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode".</li> </ul>				
November 2011	1.2	Updated the "All Supported Functional Modes Except the PCIe Functional Mode" section.				
		<ul> <li>Updated for the Quartus II software version 10.1 release.</li> </ul>				
		<ul> <li>Updated all pll_powerdown to pll_areset.</li> </ul>				
		<ul> <li>Added information about the busy signal in Figure 2–4, Figure 2–5, Figure 2–6, Figure 2–7, Figure 2–8, Figure 2–9, Figure 2–10, Figure 2–12, and Figure 2–13.</li> </ul>				
December 2010	1.1	<ul> <li>Added information for clarity ("Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode", "Receiver Only Channel—Receiver CDR in Automatic Lock Mode", "Receiver Only Channel—Receiver CDR in Manual Lock Mode", "Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode", and "Reset Sequence in Channel Reconfiguration Mode").</li> </ul>				
		<ul> <li>Minor text edits.</li> </ul>				
July 2010	1.0	Initial release.				

The **Offset cancellation for Receiver channels** option is automatically enabled in both the ALTGX and ALTGX\_RECONFIG MegaWizard Plug-In Managers for **Receiver and Transmitter** and **Receiver only** configurations. It is not available for **Transmitter only** configurations. For **Receiver and Transmitter** and **Receiver only** configurations, you must connect the necessary interface signals between the ALTGX\_RECONFIG and ALTGX (with receiver channels) instances.

Offset cancellation is automatically executed once every time the device is powered on. The control logic for offset cancellation is integrated into the dynamic reconfiguration controller. You must connect the ALTGX\_RECONFIG instance to the ALTGX instances (with receiver channels) in your design. You must connect the reconfig\_fromgxb, reconfig\_togxb, and necessary clock signals to both the ALTGX\_RECONFIG and ALTGX (with receiver channels) instances.

When the device powers up, the dynamic reconfiguration controller initiates offset cancellation on the receiver channel by disconnecting the receiver input pins from the receiver data path. Subsequently, the offset cancellation process goes through different states and culminates in the offset cancellation of the receiver buffer.

Offset cancellation process only occurs one time after power up and does not occur when subsequent reconfig\_reset is asserted. If you assert reconfig\_reset after the offset cancellation process is completed, the offset cancellation process will not run again.

If you assert reconfig\_reset upon power up; offset cancellation will not begin until reconfig\_reset is deasserted. If you assert reconfig\_reset after power up but before offset cancellation process is completed; offset cancellation will not complete and restart only when reconfig\_reset is deasserted.

Figure 3–2 shows the connection for offset cancellation mode.

#### Figure 3–2. ALTGX and ALTGX\_RECONFIG Connection for the Offset Cancellation Process



#### Note to Figure 3-2:

(1) This block is active during the offset cancellation process.

- The dynamic reconfiguration controller sends and receives data to the transceiver channel through the reconfig\_togxb and reconfig\_fromgxb signals.
- The gxb\_powerdown signal must not be asserted during the offset cancellation sequence.

There are three methods that you can use to dynamically reconfigure the PMA controls of a transceiver channel:

- "Method 1: Using logical\_channel\_address to Reconfigure Specific Transceiver Channels" on page 3–14
- "Method 2: Writing the Same Control Signals to Control All the Transceiver Channels" on page 3–16
- "Method 3: Writing Different Control Signals for all the Transceiver Channels at the Same Time" on page 3–19

# Method 1: Using logical\_channel\_address to Reconfigure Specific Transceiver Channels

Enable the logical\_channel\_address port by selecting the **Use** 'logical\_channel\_address' port option on the **Analog controls** tab. This method is applicable only for a design where the dynamic reconfiguration controller controls more than one channel.

You can additionally reconfigure either the receiver portion, transmitter portion, or both the receiver and transmitter portions of the transceiver channel by setting the corresponding value on the rx\_tx\_duplex\_sel input port. For more information, refer to Table 3–2 on page 3–4.

#### **Connecting the PMA Control Ports**

The selected PMA control ports remain fixed in width, regardless of the number of channels controlled by the ALTGX\_RECONFIG instance:

- tx\_vodctrl and tx\_vodctrl\_out are fixed to 3 bits
- tx preemp and tx preemp out are fixed to 5 bits
- rx\_eqdcgain and rx\_eqdcgain\_out are fixed to 2 bits
- rx\_eqctrl and rx\_eqctrl\_out are fixed to 4 bits

#### Write Transaction

To complete a write transaction, perform the following steps:

- Set the selected PMA control ports to the desired settings (for example, tx\_vodctrl = 3'b001).
- 2. Set the logical\_channel\_address input port to the logical channel address of the transceiver channel whose PMA controls you want to reconfigure.
- 3. Set the rx\_tx\_duplex\_sel port to **2'b10** so that only the transmit PMA controls are written to the transceiver channel.
- 4. Ensure that the busy signal is low before you start a write transaction.
- 5. Assert the write\_all signal for one reconfig\_clk clock cycle.

The busy output status signal is asserted high to indicate that the dynamic reconfiguration controller is busy writing the PMA control values. When the write transaction has completed, the busy signal goes low.

Symbol/	0 and 11 and	C6			C7, 17			C8			
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver	•			•							
Supported I/O1.4 V PCML,Standards1.5 V PCML,LVPECL, LVDS2.5 V PCML,											
Data rate (F324 and smaller package) <sup>(15)</sup>	_	600	_	2500	600	—	2500	600	_	2500	Mbps
Data rate (F484 and larger package) <sup>(15)</sup>	_	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	_	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	—	V
$\label{eq:VICM} \begin{array}{ c c } \hline Peak-to-peak \\ differential input \\ voltage \ V_{ID} \ (diff \ p-p) \end{array} \qquad \begin{array}{ c } V_{ICM} = 0.82 \ V \\ setting, \ Data \ Rate \\ = 600 \ Mbps \ to \\ 3.125 \ Gbps \end{array}$		0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V <sub>ICM</sub> V <sub>ICM</sub> = 0.82 V setting		_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– $\Omega$ setting	—	100	—	—	100	—	—	100	—	Ω
termination resistors	150– $\Omega$ setting		150	_		150			150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI					Compliant	I				_
Programmable ppm detector <sup>(4)</sup>	_				± 62.5	, 100, 128 250, 300	5, 200,				ppm
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)		_	_	±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>	_	_	±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>	_	_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) <sup>(8)</sup>	_	_	_	350 to – 5350 (7), (9)	_	_	350 to 5350 (7), (9)	_	_	350 to – 5350 (7), (9)	ppm
Run length	—		80			80			80	—	UI
	No Equalization			1.5			1.5			1.5	dB
Programmable	Medium Low			4.5		—	4.5			4.5	dB
equalization	Medium High	-		5.5	—	-	5.5	—		5.5	dB
	High			7			7	—		7	dB

Table 1-21.	<b>Transceiver S</b>	pecification fo	or Cyclone	IV GX Devices	(Part 2 of 4)	

Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.

Symbol/	Conditions		C6		C7, 17			C8			llnit
Description	n		Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
PCIe Transmit Jitter Generation <sup>(3)</sup>											
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		_	0.25	_	_	0.25	_	_	0.25	UI
PCIe Receiver Jitter Tolerance <sup>(3)</sup>											
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	rn > 0.6		> 0.6		> 0.6			UI		
GIGE Transmit Jitter Generation <sup>(4)</sup>											
Deterministic jitter	Pattern – CBPAT	_		0 14			0 14			0 14	111
(peak-to-peak)				0.14			0.14			0.14	01
Total jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.279	-	—	0.279	_	—	0.279	UI
GIGE Receiver Jitter Tole	rance <sup>(4)</sup>										
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT > 0.4		> 0.4			> 0.4		UI			
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.6	6	> 0.66			> 0.66			UI

#### Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)

Notes to Table 1-23:

(1) Dedicated refclk pins were used to drive the input reference clocks.

(2) The jitter numbers specified are valid for the stated conditions only.

(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.

(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

## **Core Performance Specifications**

The following sections describe the clock tree specifications, PLLs, embedded multiplier, memory block, and configuration specifications for Cyclone IV Devices.

### **Clock Tree Specifications**

Table 1–24 lists the clock tree specifications for Cyclone IV devices.

 Table 1–24.
 Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)

Device	Performance										
Device	C6	C7	C8	C8L <sup>(1)</sup>	C9L <sup>(1)</sup>	17	18L <sup>(1)</sup>	A7	Unit		
EP4CE6	500	437.5	402	362	265	437.5	362	402	MHz		
EP4CE10	500	437.5	402	362	265	437.5	362	402	MHz		
EP4CE15	500	437.5	402	362	265	437.5	362	402	MHz		
EP4CE22	500	437.5	402	362	265	437.5	362	402	MHz		
EP4CE30	500	437.5	402	362	265	437.5	362	402	MHz		
EP4CE40	500	437.5	402	362	265	437.5	362	402	MHz		

# I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

# Glossary

Table 1–46 lists the glossary for this chapter.

Letter	Term	Definitions
Α	—	—
В	—	_
C	—	_
D	—	_
E	—	_
F	f <sub>HSCLK</sub>	High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.
C	GCLK	Input pin directly to Global Clock network.
u	GCLK PLL	Input pin to Global Clock network through the PLL.
Н	HSIODR	High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).
I	Input Waveforms for the SSTL Differential I/O Standard	Vswing Vswing V <sub>REF</sub> V <sub>IL</sub>

#### Table 1-46. Glossary (Part 1 of 5)