#### Intel - EP4CE55F23I8LN Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	3491
Number of Logic Elements/Cells	55856
Total RAM Bits	2396160
Number of I/O	324
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce55f23i8ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **True Dual-Port Mode**

True dual-port mode supports any combination of two-port operations: two reads, two writes, or one read and one write, at two different clock frequencies. Figure 3–10 shows Cyclone IV devices true dual-port memory configuration.





#### Note to Figure 3–10:

(1) True dual-port memory supports input or output clock mode in addition to the independent clock mode shown.

The widest bit configuration of the M9K blocks in true dual-port mode is 512 × 16-bit (18-bit with parity).

Table 3–4 lists the possible M9K block mixed-port width configurations.

Dood Dort	Write Port											
Reau Port	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	1024 × 9	512 × 18					
8192 × 1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—					
4096 × 2	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—					
2048 × 4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—					
1024 × 8	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—					
512 × 16	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—					
1024 × 9	—	—	—	—	—	$\checkmark$	$\checkmark$					
512 × 18	—	—	—	—	—	$\checkmark$	$\checkmark$					

Table 3-4. Cyclone IV Devices M9K Block Mixed-Width Configurations (True Dual-Port Mode)

In true dual-port mode, M9K memory blocks support separate wren and rden signals. You can save power by keeping the rden signal low (inactive) when not reading. Read-during-write operations to the same address can either output "New Data" at that location or "Old Data". To choose the desired behavior, set the **Read-During-Write** option to either **New Data** or **Old Data** in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information about this behavior, refer to "Read-During-Write Operations" on page 3–15.

GCLK Network Clock		GCLK Networks																												
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
CLKIO4/DIFFCLK_2n	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	~	—	~	—	—	—	—	—	—				—	—	_	
CLKIO5/DIFFCLK_2p	—	—	—	—	—	—	—	—		—			—	$\checkmark$	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—		_	_	—		—	—
CLKIO6/DIFFCLK_3n	-	—	-	—	—	-	—	—		—			—	$\checkmark$	—	$\checkmark$	$\checkmark$		-	-	—	—	-	_	—	—	—	—		
CLKIO7/DIFFCLK_3p	—	—	-	—	—	—	-	—		-			$\checkmark$	—	—	$\checkmark$	—	$\checkmark$	-	—	—	—	-		—	—	—	—	_	
CLKIO8/DIFFCLK_5n	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	~	—	$\checkmark$			—	—	—		
CLKIO9/DIFFCLK_5p	—	—	-	—	—	-	—	—		—			—	-	—	-	—		-	$\checkmark$	$\checkmark$	—	-	~	—	—	—	—		
CLKIO10/DIFFCLK_4n/RE FCLK3n	_	_	_	—	—	_	_	_	—	_	—	—	_	_	_	_	_	—	_	~	_	~	~		_	—	_	—		-
CLKIO11/DIFFCLK_4p/RE FCLK3p	-	_	_	_	—	-	_	_	_	_	_	_	-	-	_	_	_	_	~	-	_	~	_	~	_		_	—		-
CLKIO12/DIFFCLK_7p/RE FCLK2p	_	_	_	_	_	_	_		_	_	_	_	_	_		_	_	_	_	_			_	_	~		~	_	~	
CLKIO13/DIFFCLK_7n/RE FCLK2n	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	~	~	_	_	~
CLKIO14/DIFFCLK_6p	—	—	—	—	—	—	—	—		—			—	—	—	—	—		—	—	—	—	—		_	$\checkmark$	—	$\checkmark$	$\checkmark$	-
CLKIO15/DIFFCLK_6n	—	—	—	—	—	—	—	—		—			—	—	—	—	—		—	—	—	—	—		$\checkmark$	_	—	$\checkmark$	—	$\checkmark$
PLL_1_C0	$\checkmark$	—	—	~	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		$\checkmark$		—	$\checkmark$	—	~
PLL_1_C1	—	$\checkmark$	-	—	~	—	-	—		-			—	—	—	-	—		-	—	—	—	-		_	$\checkmark$	—	—	$\checkmark$	
PLL_1_C2	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		>	—	~	—		
PLL_1_C3	—	$\checkmark$	—	$\checkmark$	—	—	—	—		—			—	—	—	—	—		—	—	—	—	—			$\checkmark$	—	$\checkmark$		-
PLL_1_C4	—		$\checkmark$	—	$\checkmark$	$\checkmark$	—	—	—	—		—	—	—	—	—	—		—	—	—	—	—			—	$\checkmark$	—	$\checkmark$	$\checkmark$
PLL_2_C0	—	—	—	—	—	—	~	—	—	~		$\checkmark$	—	—	—	—	—		$\checkmark$	—	—	~	—	$\checkmark$	_	—	—	—	_	
PLL_2_C1	—		—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—	—		—	$\checkmark$	—	—	$\checkmark$		_	—	—	—	—	—
PLL_2_C2	—	—	—	—	—	—	~	—	$\checkmark$	—		—	—	—	—	—	—		$\checkmark$	—	~	—	—		_	—	—	—	_	
PLL_2_C3	—	—	—	—	—	—	—	~	—	$\checkmark$	_	—	—	—	—	_	—	_	_	$\checkmark$	—	~	$\left -\right $	—	—	-	—	_		
PLL_2_C4	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$	—		—	—	_	

### Table 5–2. GCLK Network Connections for EP4CGX30, EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices <sup>(1), (2)</sup> (Part 1 of 4)

October 2012 Altera Corporation

GCLK Network Clock		GCLK Networks																												
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
PLL_8_C0 (3)	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—
PLL_8_C1 (3)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—
PLL_8_C2 (3)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL_8_C3 (3)	—	—	—	—	—	—	—	~	—	$\checkmark$	—	—	—	—	—	—	—		—	—	—	—	—	—	—		—	—	—	—
PLL_8_C4 (3)	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—
DPCLK0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	~	—	—	—	—
DPCLK1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—		—	~	—	—
DPCLK2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—		—	—	—	$\checkmark$
DPCLK3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	$\checkmark$		—	—	—	—
DPCLK4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—		$\checkmark$	—	—	—
DPCLK5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—		—	—	~	—
DPCLK6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—		—	—	—	—
DPCLK7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	_	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK8	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—		—	—	—	—	—	—	—		—	—	—	—
DPCLK9	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	_	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK10	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK11	—	—	—	—	—	—	—	—	—	—	—	—	~	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK12	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—
DPCLK13	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	$\checkmark$	—	—	—	—	—	—	—	—	—
DPCLK14	1-	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	-	—	—	—
DPCLK15	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	—	$\checkmark$	—	—	—	—	—	—
DPCLK16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	$\checkmark$	—	—	—		—	—	—	—

### Table 5-2. GCLK Network Connections for EP4CGX30, EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices (1), (2) (Part 3 of 4)

5-6

# **Clock Feedback Modes**

Cyclone IV PLLs support up to five different clock feedback modes. Each mode allows clock multiplication and division, phase shifting, and programmable duty cycle. For the supported feedback modes, refer to Table 5–5 on page 5–18 for Cyclone IV GX PLLs and Table 5–6 on page 5–19 for Cyclone IV E PLLs.



<sup>2</sup> Input and output delays are fully compensated by the PLL only if you are using the dedicated clock input pins associated with a given PLL as the clock sources.

When driving the PLL using the GCLK network, the input and output delays may not be fully compensated in the Quartus II software.

## Source-Synchronous Mode

If the data and clock arrive at the same time at the input pins, the phase relationship between the data and clock remains the same at the data and clock ports of any I/O element input register.

Figure 5–12 shows an example waveform of the data and clock in this mode. Use this mode for source-synchronous data transfers. Data and clock signals at the I/O element experience similar buffer delays as long as the same I/O standard is used.





Source-synchronous mode compensates for delay of the clock network used, including any difference in the delay between the following two paths:

- Data pin to I/O element register input
- Clock input pin to the PLL phase frequency detector (PFD) input

Set the input pin to the register delay chain in the I/O element to zero in the Quartus II software for all data pins clocked by a source-synchronous mode PLL. Also, all data pins must use the **PLL COMPENSATED logic** option in the Quartus II software.

Figure 5–25 shows the scan chain bit order sequence for one PLL post-scale counter in PLLs of Cyclone IV devices.

#### Figure 5–25. Scan Chain Bit Order



### **Charge Pump and Loop Filter**

You can reconfigure the charge pump and loop filter settings to update the PLL bandwidth in real time. Table 5–8 through Table 5–10 list the possible settings for charge pump current ( $I_{CP}$ ), loop filter resistor (R), and capacitor (C) values for PLLs of Cyclone IV devices.

#### Table 5-8. Charge Pump Bit Control

CP[2]	CP[1]	CP[0]	Setting (Decimal)
0	0	0	0
1	0	0	1
1	1	0	3
1	1	1	7

#### Table 5–9. Loop Filter Resistor Value Control

LFR[4]	LFR[3]	LFR[2]	LFR[1]	LFR[0]	Setting (Decimal)
0	0	0	0	0	0
0	0	0	1	1	3
0	0	1	0	0	4
0	1	0	0	0	8
1	0	0	0	0	16
1	0	0	1	1	19
1	0	1	0	0	20
1	1	0	0	0	24
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	1	0	30

Figure 6–9 shows the overview of Cyclone IV E I/O banks.

Figure 6–9. Cyclone IV E I/O Banks (1), (2)



#### Notes to Figure 6-9:

- (1) This is a top view of the silicon die. This is only a graphical representation. For exact pin locations, refer to the pin list and the Quartus II software.
- (2) True differential (PPDS, LVDS, mini-LVDS, and RSDS I/O standards) outputs are supported in row I/O banks 1, 2, 5, and 6 only. External resistors are needed for the differential outputs in column I/O banks.
- (3) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output pins.
- (4) The HSTL-12 Class II is supported in column I/O banks 3, 4, 7, and 8 only.
- (6) The differential HSTL-12 I/O standard is only supported on clock input pins and PLL output clock pins. Differential HSTL-12 Class II is supported only in column I/O banks 3, 4, 7, and 8.
- (7) BLVDS output uses two single-ended outputs with the second output programmed as inverted. BLVDS input uses true LVDS input buffer.



Figure 6–10 and Figure 6–11 show the overview of Cyclone IV GX I/O banks.



#### Notes to Figure 6-10:

- (1) This is a top view of the silicon die. For exact pin locations, refer to the pin list and the Quartus II software. Channels 2 and 3 are not available in EP4CGX15 and F169 package type in EP4CGX22 and EP4CGX30 devices.
- (2) True differential (PPDS, LVDS, mini-LVDS, and RSDS I/O standards) outputs are supported in row I/O banks 5 and 6 only. External resistors are needed for the differential outputs in column I/O banks.
- (3) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output pins.
- (4) The HSTL-12 Class II is supported in column I/O banks 4, 7, and 8.
- (5) The differential SSTL-18 and SSTL-2, differential HSTL-18, and HSTL-15 I/O standards are supported only on clock input pins and phase-locked loops (PLLs) output clock pins. PLL output clock pins do not support Class II interface type of differential SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards.
- (6) The differential HSTL-12 I/O standard is only supported on clock input pins and PLL output clock pins. Differential HSTL-12 Class II is supported only in column I/O banks 4, 7, and 8.
- (7) BLVDS output uses two single-ended outputs with the second output programmed as inverted. BLVDS input uses the LVDS input buffer.
- (8) The PCI-X I/O standard does not meet the IV curve requirement at the linear region.
- (9) The OCT block is located in the shaded banks 4, 5, and 7.
- (10) There are two dedicated clock input I/O banks (I/O bank 3A and I/O bank 8A) that can be used for either high-speed serial interface (HSSI) input reference clock pins or clock input pins.
- (11) There are dual-purpose I/O pins in bank 9. If input pins with VREF I/O standards are used on these dual-purpose I/O pins during user mode, they share the VREF pin in bank 8. These dual-purpose IO pins in bank 9 when used in user mode also support R<sub>S</sub> OCT without calibration and they share the OCT block with bank 8.
- (12) There are four dedicated clock input in I/O bank 3B for the EP4CGX30F484 device that can be used for either HSSI input reference clock pins or clock input pins.

You can begin reconfiguration by pulling the nCONFIG pin low. The nCONFIG pin must be low for at least 500 ns. When nCONFIG is pulled low, the Cyclone IV device is reset. The Cyclone IV device also pulls nSTATUS and CONF\_DONE low and all I/O pins are tri-stated. When nCONFIG returns to a logic-high level and nSTATUS is released by the Cyclone IV device, reconfiguration begins.

## **Configuration Error**

If an error occurs during configuration, Cyclone IV devices assert the nSTATUS signal low, indicating a data frame error and the CONF\_DONE signal stays low. If the **Auto-restart configuration after error** option (available in the Quartus II software in the **General** tab of the **Device and Pin Options** dialog box) is turned on, the Cyclone IV device releases nSTATUS after a reset time-out period (a maximum of 230  $\mu$ s), and retries configuration. If this option is turned off, the system must monitor nSTATUS for errors and then pulse nCONFIG low for at least 500 ns to restart configuration.

### Initialization

In Cyclone IV devices, the initialization clock source is either the internal oscillator or the optional CLKUSR pin. By default, the internal oscillator is the clock source for initialization. If you use the internal oscillator, the device provides itself with enough clock cycles for proper initialization. When using the internal oscillator, you do not have to send additional clock cycles from an external source to the CLKUSR pin during the initialization stage. Additionally, you can use the CLKUSR pin as a user I/O pin.

You also have the flexibility to synchronize initialization of multiple devices or to delay initialization with the **CLKUSR** option. The CLKUSR pin allows you to control when your device enters user mode for an indefinite amount of time. You can turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software in the **General** tab of the **Device and Pin Options** dialog box. When you turn on the **Enable user supplied start-up clock option (CLKUSR)** option, the CLKUSR pin is the initialization clock source. Supplying a clock on the CLKUSR pin does not affect the configuration process. After the configuration data is accepted and CONF\_DONE goes high, Cyclone IV devices require 3,192 clock cycles to initialize properly and enter user mode.

If you use the optional CLKUSR pin and the nCONFIG pin is pulled low to restart configuration during device initialization, ensure that the CLKUSR pin continues to toggle when nSTATUS is low (a maximum of 230 µs).

### **User Mode**

An optional INIT\_DONE pin is available, which signals the end of initialization and the start of user mode with a low-to-high transition. The **Enable INIT\_DONE Output** option is available in the Quartus II software in the **General** tab of the **Device and Pin Options** dialog box. If you use the INIT\_DONE pin, it is high due to an external  $10-k\Omega$  pull-up resistor when nCONFIG is low and during the beginning of configuration. After the option bit to enable INIT\_DONE is programmed into the device (during the first frame of configuration data), the INIT\_DONE pin goes low. When initialization is complete, the INIT\_DONE pin is released and pulled high. This low-to-high transition signals that the device has entered user mode. In user mode, the user I/O pins function as assigned in your design and no longer have weak pull-up resistors.

four devices. During the first configuration cycle, the master device reads its configuration data from the serial configuration device while holding nCEO high. After completing its configuration cycle, the master device drives nCE low and sends the second copy of the configuration data to all three slave devices, configuring them simultaneously.

The advantage of the setup in Figure 8–4 is that you can have a different **.sof** for the master device. However, all the slave devices must be configured with the same **.sof**. You can either compress or uncompress the **.sof** in this configuration method.

You can still use this method if the master and slave devices use the same **.sof**.

Gumbal	Deveneter	Mini	num	Max	imum	Ilnit		
Symbol	Parameter	Cyclone IV <sup>(1)</sup>	Cyclone IV E <sup>(2)</sup>	Cyclone IV <sup>(1)</sup>	Cyclone IV E <sup>(2)</sup>	Unit		
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	_	230 (4)				
t <sub>сғ2ск</sub>	nCONFIG high to first rising edge on DCLK	230 (3) —						
t <sub>sт2СК</sub>	nSTATUS high to first rising edge of DCLK	2	2	-	μs			
t <sub>DH</sub>	Data hold time after rising edge on DCLK	C	)	-	ns			
t <sub>cd2UM</sub>	CONF_DONE high to user mode (5)	300 650						
t <sub>cd2cu</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum	DCLK <b>period</b>	-				
t <sub>cd2UMC</sub>	CONF_DONE high to user mode with <b>CLKUSR</b> option on	t <sub>cd2cu</sub> + (3,192 ×	CLKUSR period)		_			
t <sub>DSU</sub>	Data setup time before rising edge on DCLK	5	8	_	_	ns		
t <sub>CH</sub>	DCLK high time	3.2	6.4	—	—	ns		
t <sub>CL</sub>	DCLK low time	3.2	6.4	_	ns			
t <sub>CLK</sub>	DCLK period	7.5	15		ns			
f <sub>MAX</sub>	DCLK frequency (6)			133	MHz			

Table 8–12. PS Configuration Timing Parameters For Cyclone IV Devices (Part 2
---

#### Notes to Table 8-12:

(1) Applicable for Cyclone IV GX and Cyclone IV E devices with 1.2-V core voltage.

(2) Applicable for Cyclone IV E devices with 1.0-V core voltage.

(3) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(4) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(5) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for starting the device.

(6) Cyclone IV E devices with 1.0-V core voltage have slower F<sub>MAX</sub> when compared with Cyclone IV GX devices with 1.2-V core voltage.

## **PS Configuration Using a Download Cable**

In this section, the generic term "download cable" includes the Altera USB-Blaster USB port download cable, MasterBlaster<sup>™</sup> serial and USB communications cable, ByteBlaster II parallel port download cable, the ByteBlasterMV<sup>™</sup> parallel port download cable, and the EthernetBlaster communications cable.

In the PS configuration with a download cable, an intelligent host (such as a PC) transfers data from a storage device to the Cyclone IV device through the download cable.

# **Document Revision History**

Table 9–8 lists the revision history for this chapter.

Table 9-8.	Document	Revision	History
------------	----------	----------	---------

Date	Version	Changes
May 2013	1.3	Updated "CRC_ERROR Pin Type" in Table 9–2.
October 2012	1.2	Updated Table 9–2.
February 2010	1.1	<ul> <li>Updated for the Quartus II software version 9.1 SP1 release:</li> <li>Updated "Configuration Error Detection" section.</li> <li>Updated Table 9–6.</li> </ul>
		Added Cyclone IV E devices in Table 9–6.
November 2009	1.0	Initial release.

The following describes the 8B/10B encoder behavior in reset condition (as shown in Figure 1–7):

- During reset, the 8B/10B encoder ignores the inputs (tx\_datain and tx\_ctrlenable ports) from the FPGA fabric and outputs the K28.5 pattern from the RD- column continuously until the tx\_digitalreset port is deasserted.
- Upon deassertion of the tx\_digitalreset port, the 8B/10B encoder starts with a negative disparity and transmits three K28.5 code groups for synchronization before it starts encoding and transmitting data on its output.
- Due to some pipelining of the transmitter PCS, some "don't cares" (10'hxxx) are sent before the three synchronizing K28.5 code groups.

clock tx\_digitalreset dataout[9..0] K28.5 K28.5-K28.5 K28.5-. K28.5+ K28.5-Dx.y+ ххх ххх Normal During reset Don't cares after reset Synchronization operation

Figure 1–7. 8B/10B Encoder Behavior in Reset Condition

The encoder supports forcing the running disparity to either positive or negative disparity with tx\_forcedisp and tx\_dispval ports. Figure 1–8 shows an example of tx\_forcedisp and tx\_dispval port use, where data is shown in hexadecimal radix.



Figure 1–8. Force Running Disparity Operation

In this example, a series of K28.5 code groups are continuously sent. The stream alternates between a positive disparity K28.5 (RD+) and a negative disparity K28.5 (RD-) to maintain a neutral overall disparity. The current running disparity at time n + 1 indicates that the K28.5 in time n + 2 should be encoded with a negative disparity. Because tx\_forcedisp is high at time n + 2, and tx\_dispval is low, the K28.5



Figure 1–26. PLL Input Reference Clocks in Transceiver Operation for F484 and Larger Packages  $^{(1)}$ ,  $^{(2)}$ ,  $^{(3)}$ 

#### Notes to Figure 1-26:

- (1) The REFCLK2 and REFCLK3 pins are dual-purpose CLKIO, REFCLK, or DIFFCLK pins that reside in banks 3A and 8A respectively.
- (2) The REFCLK[1..0] and REFCLK[5..4] pins are dual-purpose differential REFCLK or DIFFCLK pins that reside in banks 3B and 8B respectively. These clock input pins do not have access to the clock control blocks and GCLK networks. For more details, refer to the *Clock Networks and PLLs in Cyclone IV Devices* chapter.
- (3) Using any clock input pins other than the designated REFCLK pins as shown here to drive the MPLLs and GPLLs may have reduced jitter performance.

The input reference clocks reside in banks 3A, 3B, 8A, and 8B have dedicated  $V_{CC\_CLKIN3A}$ ,  $V_{CC\_CLKIN3B}$ ,  $V_{CC\_CLKIN8A}$ , and  $V_{CC\_CLKIN8B}$  power supplies separately in their respective I/O banks to avoid the different power level requirements in the same bank for general purpose I/Os (GPIOs). Table 1–6 lists the supported I/O standard for the REFCLK pins.

	HSSI	Counling	Torminatio	VCC_	CLKIN Level	I/O Pin Type					
I/O Standard	Protocol	Coupling	n	Input	Output	Column I/O	Row I/O	Supported Banks			
LVDS	ALL	Differential	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B			
LVPECL	ALL	AC (Needs	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B			
4 0 1 4 5 1	ALL	on-chip resistor to	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B			
1.2 V, 1.5 V, 3.3 V PCMI	ALL	restore	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B			
	ALL	V <sub>CM</sub> )	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B			
HCSL	PCle	Differential DC	Off-chip	2.5 V	Not Supported	Yes	No	3A, 3B, 8A, 8B			

Table 1–6. REFCLK I/O Standard Support

Figure 1–59 shows an example of rate match FIFO insertion in the case where one symbol must be inserted. Because the rate match FIFO can only insert /I2/ ordered sets, it inserts one /I2/ ordered set (two symbols inserted).

Figure 1–59. Example of Rate Match FIFO Insertion in GIGE Mode



The rate match FIFO does not insert or delete code groups automatically to overcome FIFO empty or full conditions. In this case, the rate match FIFO asserts the rx\_rmfifofull and rx\_rmfifoempty flags for at least two recovered clock cycles to indicate rate match FIFO full and empty conditions, respectively. You must then assert the rx\_digitalreset signal to reset the receiver PCS blocks.

## **Serial RapidIO Mode**

Serial RapidIO mode provides the non-bonded (×1) transceiver channel datapath configuration for SRIO protocol implementation. The Cyclone IV GX transceiver provides the PMA and the following PCS functions:

- 8B/10B encoding and decoding
- lane synchronization state machine

Cyclone IV GX transceivers do not have built-in support for some PCS functions such as pseudo-random idle sequence generation and lane alignment in ×4 bonded channel configuration. If required, you must implement these functions in a user logics or external circuits.

The RapidIO Trade Association defines a high-performance, packet-switched interconnect standard to pass data and control information between microprocessors, digital signals, communications, network processes, system memories, and peripheral devices. The SRIO physical layer specification defines serial protocol running at 1.25 Gbps, 2.5 Gbps, and 3.125 Gbps in either single-lane (×1) or bonded four-lane (×4) at each line rate. Cyclone IV GX transceivers support single-lane (×1) configuration at all three line rates. Four ×1 channels configured in Serial RapidIO mode can be instantiated to achieve one non-bonded ×4 SRIO link. When implementing four ×1 SRIO channels, the receivers do not have lane alignment or deskew capability.

## **Clock Rate Compensation**

In XAUI mode, the rate match FIFO compensates up to  $\pm 100$  ppm (200 ppm total) difference between the upstream transmitter and the local receiver reference clock. The XAUI protocol requires the transmitter to send /R/ (/K28.0/) code groups simultaneously on all four lanes (denoted as ||R|| column) during inter-packet gaps, adhering to rules listed in the IEEE P802.3ae specification.

The rate match operation begins after rx\_syncstatus and rx\_channelaligned are asserted. The rx\_syncstatus signal is from the word aligner, indicating that synchronization is acquired on all four channels, while rx\_channelaligned signal is from the deskew FIFO, indicating channel alignment.

The rate match FIFO looks for the ||R|| column (simultaneous /R/ code groups on all four channels) and deletes or inserts ||R|| columns to prevent the rate match FIFO from overflowing or under running. The rate match FIFO can insert or delete as many ||R|| columns as necessary to perform the rate match operation.

The rx\_rmfifodatadeleted and rx\_rmfifodatainserted flags that indicate rate match FIFO deletion and insertion events, respectively, are forwarded to the FPGA fabric. If an ||R|| column is deleted, the rx\_rmfifodeleted flag from each of the four channels goes high for one clock cycle per deleted ||R|| column. If an ||R|| column is inserted, the rx\_rmfifoinserted flag from each of the four channels goes high for one clock cycle per deleted ||R|| column. If an ||R|| column is inserted, the rx\_rmfifoinserted flag from each of the four channels goes high for one clock cycle per inserted ||R|| column.

The rate match FIFO does not insert or delete code groups automatically to overcome FIFO empty or full conditions. In this case, the rate match FIFO asserts the rx\_rmfifofull and rx\_rmfifoempty flags for at least three recovered clock cycles to indicate rate match FIFO full and empty conditions, respectively. You must then assert the rx\_digitalreset signal to reset the receiver PCS blocks.

## **Deterministic Latency Mode**

Deterministic Latency mode provides the transceiver configuration that allows no latency uncertainty in the datapath and features to strictly control latency variation. This mode supports non-bonded (×1) and bonded (×4) channel configurations, and is typically used to support CPRI and OBSAI protocols that require accurate delay measurements along the datapath. The Cyclone IV GX transceivers configured in Deterministic Latency mode provides the following features:

- registered mode phase compensation FIFO
- receive bit-slip indication
- transmit bit-slip control
- PLL PFD feedback

Figure 1–72 shows the two paths in reverse serial loopback mode.

Figure 1–72. Reverse Serial Loopback <sup>(1)</sup>



Notes to Figure 1-72:

- (1) Grayed-Out Blocks are Not Active in this mode.
- (2) Post-CDR reverse serial loopback path.
- (3) Pre-CDR reverse serial loopback path.

# **Self Test Modes**

Each transceiver channel in the Cyclone IV GX device contains modules for pattern generator and verifier. Using these built-in features, you can verify the functionality of the functional blocks in the transceiver channel without requiring user logic. The self test functionality is provided as an optional mechanism for debugging transceiver channels.

There are three types of supported pattern generators and verifiers:

- Built-in self test (BIST) incremental data generator and verifier—test the complete transmitter PCS and receiver PCS datapaths for bit errors with parallel loopback before the PMA blocks.
- Pseudo-random binary sequence (PRBS) generator and verifier—the PRBS generator and verifier interface with the serializer and deserializer in the PMA blocks. The advantage of using a PRBS data stream is that the randomness yields an environment that stresses the transmission medium. In the data stream, you can observe both random jitter and deterministic jitter using a time interval analyzer, bit error rate tester, or oscilloscope.
- High frequency and low frequency pattern generator—the high frequency patterns generate alternate ones and zeros and the low frequency patterns generate five ones and five zeroes. These patterns do not have a corresponding verifier.

The self-test features are only supported in Basic mode.

# **Transceiver Top-Level Port Lists**

Table 1–26 through Table 1–29 provide descriptions of the ports available when instantiating a transceiver using the ALTGX megafunction. The ALTGX megafunction requires a relatively small number of signals. There are also a large number of optional signals that facilitate debugging by providing information about the state of the transceiver.

## **PCIe Initialization/Compliance Phase**

After the device is powered up, a PCIe-compliant device goes through the compliance phase during initialization. The rx\_digitalreset signal must be deasserted during this compliance phase to achieve transitions on the pipephydonestatus signal, as expected by the link layer. The rx\_digitalreset signal is deasserted based on the assertion of the rx\_freqlocked signal.

During the initialization/compliance phase, do not use the rx\_freqlocked signal to trigger a deassertion of the rx\_digitalreset signal. Instead, perform the following reset sequence:

- 1. After power up, assert pll\_areset for a minimum period of 1  $\mu$ s (the time between markers 1 and 2). Keep the tx\_digitalreset, rx\_analogreset, and rx\_digitalreset signals asserted during this time period. After you deassert the pll\_areset signal, the multipurpose PLL starts locking to the input reference clock.
- 2. After the multipurpose PLL locks, as indicated by the pll\_locked signal going high (marker 3), deassert tx\_digitalreset. For a receiver operation, after deassertion of busy signal, wait for two parallel clock cycles to deassert the rx\_analogreset signal. After rx\_analogreset is deasserted, the receiver CDR starts locking to the receiver input reference clock.
- 3. Deassert both the rx\_analogreset signal (marker 6) and rx\_digitalreset signal (marker 7) together, as indicated in Figure 2–10. After deasserting rx\_digitalreset, the pipephydonestatus signal transitions from the transceiver channel to indicate the status to the link layer. Depending on its status, pipephydonestatus helps with the continuation of the compliance phase. After successful completion of this phase, the device enters into the normal operation phase.

## **PCIe Normal Phase**

For the normal PCIe phase:

- 1. After completion of the Initialization/Compliance phase, during the normal operation phase at the Gen1 data rate, when the rx\_freqlocked signal is deasserted (marker 9 in Figure 2–10).
- 2. Wait for the rx\_freqlocked signal to go high again. In this phase, the received data is valid (not electrical idle) and the receiver CDR locks to the incoming data. Proceed with the reset sequence after assertion of the rx\_freqlocked signal.
- 3. After the rx\_freqlocked signal goes high, wait for at least  $t_{LTD\_Manual}$  before asserting rx\_digitalreset (marker 12 in Figure 2–10) for two parallel receive clock cycles so that the receiver phase compensation FIFO is initialized. For bonded PCIe Gen 1 mode (×2 and ×4), wait for all the rx\_freqlocked signals to go high, then wait for  $t_{LTD\_Manual}$  before asserting rx\_digitalreset for 2 parallel clock cycles.

## **Control and Status Signals for Channel Reconfiguration**

The various control and status signals involved in the Channel Reconfiguration mode are as follows. Refer to "Dynamic Reconfiguration Controller Port List" on page 3–4 for the descriptions of the control and status signals.

The following are the input control signals:

- logical\_channel\_address[n..0]
- reset\_reconfig\_address
- reconfig\_reset
- reconfig\_mode\_sel[2..0]
- write\_all

The following are output status signals:

- reconfig\_address\_en
- reconfig\_address\_out[5..0]
- channel\_reconfig\_done
- busy

The ALTGX\_RECONFIG connection to the ALTGX instances when set in channel reconfiguration mode are as follows. For the port information, refer to "Dynamic Reconfiguration Controller Port List" on page 3–4.

Figure 3–10 shows the connection for channel reconfiguration mode.

#### Figure 3–10. ALTGX and ALTGX\_RECONFIG Connection for Channel Reconfiguration Mode



#### Note to Figure 3–10:

(1) This block can be reconfigured in channel reconfiguration mode.

## **Schmitt Trigger Input**

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported V<sub>CCIO</sub> range for Schmitt trigger inputs in Cyclone IV devices.

 Table 1–14.
 Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

Symbol	Parameter	Conditions (V)	Minimum	Unit
		V <sub>CCI0</sub> = 3.3	200	mV
V <sub>SCHMITT</sub>	Hysteresis for Schmitt trigger	V <sub>CCI0</sub> = 2.5	200	mV
	input	V <sub>CCI0</sub> = 1.8	140	mV
		V <sub>CCI0</sub> = 1.5	110	mV

## I/O Standard Specifications

The following tables list input voltage sensitivities ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub>	I <sub>OH</sub>
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(IIIA) (4)	(IIIA) (4)
3.3-V LVTTL (3)	3.135	3.3	3.465	—	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (3)	3.135	3.3	3.465	_	0.8	1.7	3.6	0.2	$V_{CCI0} - 0.2$	2	-2
3.0-V LVTTL (3)	2.85	3.0	3.15	-0.3	0.8	1.7	$V_{CCIO} + 0.3$	0.45	2.4	4	-4
3.0-V LVCMOS (3)	2.85	3.0	3.15	-0.3	0.8	1.7	$V_{CCIO} + 0.3$	0.2	V <sub>CCI0</sub> - 0.2	0.1	-0.1
2.5 V <sup>(3)</sup>	2.375	2.5	2.625	-0.3	0.7	1.7	$V_{CCIO} + 0.3$	0.4	2.0	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 x V <sub>CCI0</sub>	0.65 x V <sub>CCI0</sub>	2.25	0.45	V <sub>CCI0</sub> – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 x V <sub>CCIO</sub>	0.65 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.25 x V <sub>CCIO</sub>	0.75 x V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 x V <sub>CCI0</sub>	0.65 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.25 x V <sub>CCIO</sub>	0.75 x V <sub>CCIO</sub>	2	-2
3.0-V PCI	2.85	3.0	3.15		0.3 x V <sub>CCIO</sub>	0.5 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.1 x V <sub>CCIO</sub>	0.9 x V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15		0.35 x V <sub>CCI0</sub>	0.5 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.1 x V <sub>CCIO</sub>	0.9 x V <sub>CCIO</sub>	1.5	-0.5

Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

#### Notes to Table 1–15:

(1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1–15, refer to "Glossary" on page 1–37.

(2) AC load CL = 10 pF

(3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.

(4) To meet the loL and IoH specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the loL and IoH specifications in the handbook.