Intel - EP4CE55F29C9LN Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	3491
Number of Logic Elements/Cells	55856
Total RAM Bits	2396160
Number of I/O	374
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce55f29c9ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Word-Wide Multi-Device AP Configuration	8–26
Guidelines for Connecting Parallel Flash to Cyclone IV E Devices for an AP Interface	8–28
Configuring With Multiple Bus Masters	8–28
Estimating AP Configuration Time	8–30
Programming Parallel Flash Memories	8–31
PS Configuration	8–32
PS Configuration Using an External Host	8–33
PS Configuration Timing	8–36
PS Configuration Using a Download Cable	8–37
FPP Configuration	8–40
FPP Configuration Using an External Host	8–40
FPP Configuration Timing	8–44
JTAG Configuration	8–45
Configuring Cyclone IV Devices with Jam STAPL	8–52
Configuring Cyclone IV Devices with the JRunner Software Driver	8–52
Combining JTAG and AS Configuration Schemes	8–53
Programming Serial Configuration Devices In-System with the JTAG Interface	8–55
JTAG Instructions	8–57
Device Configuration Pins	8–62
Remote System Upgrade	8–69
Functional Description	8–69
Enabling Remote Update	8–70
Configuration Image Types	8–70
Remote System Upgrade Mode	8–71
Remote Update Mode	8–71
Dedicated Remote System Upgrade Circuitry	8–74
Remote System Upgrade Registers	8–75
Remote System Upgrade State Machine	8–78
User Watchdog Timer	8–79
Quartus II Software Support	8–80
Document Revision History	8–80

Chapter 9. SEU Mitigation in Cyclone IV Devices

Configuration Error Detection	9–1
User Mode Error Detection	9–2
Automated SEU Detection	9–3
CRC_ERROR Pin	9–3
Error Detection Block	9–4
Error Detection Registers	9–4
Error Detection Timing	9–5
Software Support	9–6
Accessing Error Detection Block Through User Logic	9–7
Recovering from CRC Errors	9–9
Document Revision History	9–10

Chapter 10. JTAG Boundary-Scan Testing for Cyclone IV Devices

IEEE Std. 1149.6 Boundary-Scan Register	
BST Operation Control	
EXTEST_PULSE	
EXTEST_TRAIN	
I/O Voltage Support in a JTAG Chain	
Boundary-Scan Description Language Support	10–6
Document Revision History	

In true dual-port mode, you can access any memory location at any time from either port A or port B. However, when accessing the same memory location from both ports, you must avoid possible write conflicts. When you attempt to write to the same address location from both ports at the same time, a write conflict happens. This results in unknown data being stored to that address location. There is no conflict resolution circuitry built into the Cyclone IV devices M9K memory blocks. You must handle address conflicts external to the RAM block.

Figure 3–11 shows true dual-port timing waveforms for the write operation at port A and read operation at port B. Registering the outputs of the RAM simply delays the q outputs by one clock cycle.



Figure 3–11. Cyclone IV Devices True Dual-Port Timing Waveform

Shift Register Mode

Cyclone IV devices M9K memory blocks can implement shift registers for digital signal processing (DSP) applications, such as finite impulse response (FIR) filters, pseudo-random number generators, multi-channel filtering, and auto-correlation and cross-correlation functions. These and other DSP applications require local data storage, traditionally implemented with standard flipflops that quickly exhaust many logic cells for large shift registers. A more efficient alternative is to use embedded memory as a shift register block, which saves logic cell and routing resources.

The size of a $(w \times m \times n)$ shift register is determined by the input data width (w), the length of the taps (m), and the number of taps (n), and must be less than or equal to the maximum number of memory bits, which is 9,216 bits. In addition, the size of $(w \times n)$ must be less than or equal to the maximum width of the block, which is 36 bits. If you need a larger shift register, you can cascade the M9K memory blocks.

GCLK Network Clock	GCLK Networks																			
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
PLL_3_C1	—	—	—	—	—	_	\checkmark	—	—	\checkmark	—	—	—		_	—	\checkmark	_	—	\checkmark
PLL_3_C2	-	—		—	-	~		\checkmark	—	—		-				~	—	~	—	—
PLL_3_C3	—				_		~		~			_					>		>	—
PLL_3_C4	—				_			>		>		_						\checkmark		\checkmark
PLL_4_C0 (3)	—				_	\checkmark			>		\checkmark	_	_	\checkmark						—
PLL_4_C1 (3)	—		_		_	_	\checkmark			>	_	\checkmark			\checkmark			_		—
PLL_4_C2 (3)	—				_	\checkmark		>			\checkmark	_	\checkmark							—
PLL_4_C3 (3)	—		_		—	_	\checkmark		>			~		\checkmark	_	-		_		—
PLL_4_C4 (3)	—		_		_	_	_	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$		>	_	_	\checkmark		\checkmark			_		—
DPCLK2	—				_							_					>			—
DPCLK3 (4)	—				_							_							>	—
DPCLK4 (4)	—				-							-						>		—
DPCLK5	-		_		-	_	_				—	-	_	_	_			_		\checkmark
DPCLK6 (4)	—	_		—				—	\checkmark	_							_		—	—
DPCLK7	—	_		_	—	_	\checkmark	_	_	_	_	—		_	_	—	_	_	_	—
DPCLK8	—	_		_	—	_	_	_	_	\checkmark	_	—		_	_	—	_	_	_	—
DPCLK9 (4)	—	—		—	—	—	—	\checkmark	—	—	—	—		—	—	—	—	—	_	—
DPCLK10	—	—		—	—	—	—		—		—	—		—	\checkmark	—	—	—	_	—
DPCLK11 (4)	—	—	—	—	—	—	—	—	—	—	—	—	\checkmark	—	—	—	—	—	—	—
DPCLK12 (4)	—	—		—	—				—		—	—		\checkmark		—	—		—	—
DPCLK13	—			—	—		—					\checkmark	—		—			—		—

Table 5–1. GCLK Network Connections for EP4CGX15, EP4CGX22, and EP4CGX30^{(1), (2)} (Part 2 of 2)

Notes to Table 5-1:

(1) EP4CGX30 information in this table refers to all EP4CGX30 packages except F484 package.

(2) PLL_1 and PLL_2 are multipurpose PLLs while PLL_3 and PLL_4 are general purpose PLLs.

(3) PLL_4 is only available in EP4CGX22 and EP4CGX30 devices in F324 package.

(4) This pin applies to EP4CGX22 and EP4CGX30 devices.

The first Cyclone IV device in the chain is the configuration master and it controls the configuration of the entire chain. Other Altera devices that support PS configuration can also be part of the chain as configuration slaves.

IP In the multi-device AS configuration, the board trace length between the serial configuration device and the master device of the Cyclone IV device must follow the recommendations in Table 8–7 on page 8–18.

The nSTATUS and CONF_DONE pins on all target devices are connected together with external pull-up resistors, as shown in Figure 8–3 on page 8–13. These pins are open-drain bidirectional pins on the devices. When the first device asserts nCEO (after receiving all its configuration data), it releases its CONF_DONE pin. However, the subsequent devices in the chain keep this shared CONF_DONE line low until they receive their configuration data. When all target devices in the chain receive their configuration data and release CONF_DONE, the pull-up resistor drives a high level on CONF_DONE line and all devices simultaneously enter initialization mode.

Although you can cascade Cyclone IV devices, serial configuration devices cannot be cascaded or chained together.

If the configuration bitstream size exceeds the capacity of a serial configuration device, you must select a larger configuration device, enable the compression feature, or both. When configuring multiple devices, the size of the bitstream is the sum of the individual device's configuration bitstream.

Configuring Multiple Cyclone IV Devices with the Same Design

Certain designs require that you configure multiple Cyclone IV devices with the same design through a configuration bitstream, or a **.sof**. You can do this through the following methods:

- Multiple .sof
- Single .sof
- For both methods, the serial configuration devices cannot be cascaded or chained together.

Multiple SRAM Object Files

Two copies of the **.sof** are stored in the serial configuration device. Use the first copy to configure the master device of the Cyclone IV device and the second copy to configure all remaining slave devices concurrently. All slave devices must have the same density and package. The setup is similar to Figure 8–3 on page 8–13.

To configure four identical Cyclone IV devices with the same **.sof**, you must set up the chain similar to the example shown in Figure 8–4. The first device is the master device and its MSEL pins must be set to select AS configuration. The other three slave devices are set up for concurrent configuration and their MSEL pins must be set to select PS configuration. The nCEO pin from the master device drives the nCE input pins on all three slave devices, as well as the DATA and DCLK pins that connect in parallel to all

If you configure a master device with an SFL design, the master device enters user mode even though the slave devices in the multiple device chain are not being configured. The master device enters user mode with a SFL design even though the CONF_DONE signal is externally held low by the other slave devices in chain. Figure 8–29 shows the JTAG configuration of a single Cyclone IV device with a SFL design.





Notes to Figure 8-29:

- (1) Connect the pull-up resistors to the V_{CCIO} supply of the bank in which the pin resides.
- (2) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL for AS configuration schemes, refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9. Connect the MSEL pins directly to V_{CCA} or GND.
- (3) Pin 6 of the header is a V₁₀ reference voltage for the MasterBlaster output driver. The V₁₀ must match the V_{CCA} of the device. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. When using the ByteBlasterMV download cable, this pin is a no connect. When using USB-Blaster, ByteBlaster II, and EthernetBlaster cables, this pin is connected to nCE when it is used for AS programming, otherwise it is a no connect.
- (4) You must connect the nCE pin to GND or driven low for successful JTAG configuration.
- (5) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (6) Power up the V_{CC} of the EthernetBlaster, ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5- V V_{CCA} supply. Third-party programmers must switch to 2.5 V. Pin 4 of the header is a V_{CC} power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.
- (7) Connect the series resistor at the near end of the serial configuration device.
- (8) These pins are dual-purpose I/O pins. The nCSO pin functions as FLASH_nCE pin in AP mode. The ASDO pin functions as DATA[1] pin in AP and FPP modes.
- (9) Resistor value can vary from 1 k Ω to 10 k Ω .
- (10) Only Cyclone IV GX devices have an option to select CLKUSR (40 MHz maximum) as the external clock source for DCLK.

ISP of the Configuration Device

In the second stage, the SFL design in the master device allows you to write the configuration data for the device chain into the serial configuration device with the Cyclone IV device JTAG interface. The JTAG interface sends the programming data for the serial configuration device to the Cyclone IV device first. The Cyclone IV device then uses the ASMI pins to send the data to the serial configuration device.

Remote System Upgrade Mode

In remote update mode, Cyclone IV devices load the factory configuration image after power up. The user-defined factory configuration determines the application configuration to be loaded and triggers a reconfiguration cycle. The factory configuration can also contain application logic.

When used with configuration memory, the remote update mode allows an application configuration to start at any flash sector boundary. Additionally, the remote update mode features a user watchdog timer that can detect functional errors in an application configuration.

Remote Update Mode

In AS configuration scheme, when a Cyclone IV device is first powered up in remote update, it loads the factory configuration located at address <code>boot_address[23:0] = 24b'0</code>. Altera recommends storing the factory configuration image for your system at boot address 24b'0, which corresponds to the start address location 0×000000 in the serial configuration device. A factory configuration image is a bitstream for the Cyclone IV device in your system that is programmed during production and is the fall-back image when an error occurs. This image is stored in non-volatile memory and is never updated or modified using remote access.

When you use the AP configuration in Cyclone IV E devices, the Cyclone IV E device loads the default factory configuration located at the following address after device power-up in remote update mode:

boot_address[23:0] = 24'h010000 = 24'b1 0000 0000 0000.

You can change the default factory configuration address to any desired address using the APFC_BOOT_ADDR JTAG instruction. The factory configuration image is stored in non-volatile memory and is never updated or modified using remote access. This corresponds to the default start address location 0×010000 represented in 16-bit word addressing (or the updated address if the default address is changed) in the supported parallel flash memory. For more information about the application of the APFC_BOOT_ADDR JTAG instruction in AP configuration scheme, refer to the "JTAG Instructions" on page 8–57.

The factory configuration image is user-designed and contains soft logic (Nios II processor or state machine and the remote communication interface) to:

- Process any errors based on status information from the dedicated remote system upgrade circuitry
- Communicate with the remote host and receive new application configurations and store the new configuration data in the local non-volatile memory device
- Determine the application configuration to be loaded into the Cyclone IV device
- Enable or disable the user watchdog timer and load its time-out value (optional)
- Instruct the dedicated remote system upgrade circuitry to start a reconfiguration cycle

Table 8–28. Document Revision History (Part 2 of 2)

Date	Version	Changes
		Updated for the Quartus II software 10.0 release:
July 2010	1.2	 Updated "Power-On Reset (POR) Circuit", "Configuration and JTAG Pin I/O Requirements", and "Reset" sections.
-		■ Updated Figure 8–10.
		■ Updated Table 8–16 and Table 8–17.
		Updated for the Quartus II software 9.1 SP1 release:
		 Added "Overriding the Internal Oscillator" and "AP Configuration (Supported Flash Memories)" sections.
		 Updated "JTAG Instructions" section.
February 2010	1.1	Added Table 8–6.
		■ Updated Table 8–2, Table 8–3, Table 8–4, Table 8–6, Table 8–11, Table 8–13, Table 8–14, Table 8–15, and Table 8–18.
		 Updated Figure 8–4, Figure 8–5, Figure 8–6, Figure 8–13, Figure 8–14, Figure 8–15, Figure 8–17, Figure 8–18, Figure 8–23, Figure 8–24, Figure 8–25, Figure 8–26, Figure 8–27, Figure 8–28, and Figure 8–29.
November 2009	1.0	Initial release.

Table 9–7 lists the input and output ports that you must include in the atom.

Table 9–7. CRC Block Input and Output Ports

Port	Input/Output	Definition				
<crcblock_name></crcblock_name>	Input	Unique identifier for the CRC block, and represents any identifier name that is legal for the given description language (for example, Verilog HDL, VHDL, and AHDL). This field is required.				
.clk(< <i>clock source</i> >	Input	This signal designates the clock input of this cell. All operations of this cell are with respect to the rising edge of the clock. Whether it is the loading of the data into the cell or data out of the cell, it always occurs on the rising edge. This port is required.				
<pre>.shiftnld (<shiftnld source="">)</shiftnld></pre>	Input	This signal is an input into the error detection block. If shiftnld=1, the data is shifted from the internal shift register to the regout at each rising edge of clk. If shiftnld=0, the shift register parallel loads either the pre-calculated CRC value or the update register contents, depending on the ldsrc port input. To do this, the shiftnld must be driven low for at least two clock cycles. This port is required.				
.ldsrc (< <i>ldsrc</i> <i>source</i> >)	Input	This signal is an input into the error detection block. If ldsrc=0, the pre-computed CRC register is selected for loading into the 32-bit shift register at the rising edge of clk when shiftnld=0. If ldsrc=1, the signature register (result of the CRC calculation) is selected for loading into the shift register at the rising edge of clk when shiftnld=0. This port is ignored when shiftnld=1. This port is required.				
.crcerror (<i><crcerror< i=""> indicator output>)</crcerror<></i>	Output	This signal is the output of the cell that is synchronized to the internal oscillator of the device (80-MHz internal oscillator) and not to the clk port. It asserts high if the error block detects that a SRAM bit has flipped and the internal CRC computation has shown a difference with respect to the pre-computed value. You must connect this signal either to an output pin or a bidirectional pin. If it is connected to an output pin, you can only monitor the CRC_ERROR pin (the core cannot access this output). If the CRC_ERROR signal is used by core logic to read error detection logic, you must connect this signal to a BIDIR pin. The signal is fed to the core indirectly by feeding a BIDIR pin that has its output enable port connected to V _{CC} (see Figure 9–3 on page 9–8).				
<pre>.regout (<registered output="">)</registered></pre>	Output	This signal is the output of the error detection shift register synchronized to the clk port to be read by core logic. It shifts one bit at each cycle, so you should clock the clk signal 31 cycles to read out the 32 bits of the shift register.				

Recovering from CRC Errors

The system that the Altera FPGA resides in must control device reconfiguration. After detecting an error on the CRC_ERROR pin, strobing the nCONFIG low directs the system to perform the reconfiguration at a time when it is safe for the system to reconfigure the FPGA.

When the data bit is rewritten with the correct value by reconfiguring the device, the device functions correctly.

While soft errors are uncommon in Altera devices, certain high-reliability applications might require a design to account for these errors.

1. Cyclone IV Transceivers Architecture

Cyclone[®] IV GX devices include up to eight full-duplex transceivers at serial data rates between 600 Mbps and 3.125 Gbps in a low-cost FPGA. Table 1–1 lists the supported Cyclone IV GX transceiver channel serial protocols.

Protocol	Data Rate (Gbps)	F324 and smaller packages	F484 and larger packages
PCI Express® (PCIe [®]) ⁽¹⁾	2.5	\checkmark	\checkmark
Gbps Ethernet (GbE)	1.25	~	\checkmark
Common Public Radio Interface (CPRI)	0.6144, 1.2288, 2.4576, and 3.072	 (2) 	\checkmark
OBSAI	0.768, 1.536, and 3.072	✓ (2)	\checkmark
XAUI	3.125	—	\checkmark
Sorial digital interface (SDI)	HD-SDI at 1.485 and 1.4835	~	
Senar digitar internace (SDI)	3G-SDI at 2.97 and 2.967	—	v
Serial RapidIO [®] (SRIO)	1.25, 2.5, and 3.125	—	\checkmark
Serial Advanced Technology Attachment (SATA)	1.5 and 3.0	_	\checkmark
V-by-one	3.125		\checkmark
Display Port	1.62 and 2.7	—	\checkmark

Table 1-1.	Serial	Protocols	Supported	by the	Cyclone I	V GX	Transceiver	Channels
------------	--------	-----------	-----------	--------	------------------	------	-------------	----------

Notes to Table 1-1:

(1) Provides the physical interface for PCI Express (PIPE)-compliant interface that supports Gen1 ×1, ×2, and ×4 initial lane width configurations. When implementing ×1 or ×2 interface, remaining channels in the transceiver block are available to implement other protocols.

(2) Supports data rates up to 2.5 Gbps only.

You can implement these protocols through the ALTGX MegaWizard[™] Plug-In Manager, which also offers the highly flexible Basic functional mode to implement proprietary serial protocols at the following serial data rates:

- 600 Mbps to 2.5 Gbps for devices in F324 and smaller packages
- 600 Mbps to 3.125 Gbps for devices in F484 and larger packages

For descriptions of the ports available when instantiating a transceiver using the ALTGX megafunction, refer to "Transceiver Top-Level Port Lists" on page 1–85.

For more information about Cyclone IV transceivers that run at ≥2.97 Gbps data rate, refer to the *Cyclone IV Device Family Pin Connection Guidelines*.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Word Aligner

Figure 1–16 shows the word aligner block diagram. The word aligner receives parallel data from the deserializer and restores the word boundary based on a pre-defined alignment pattern that must be received during link synchronization. The word aligner supports three operational modes as listed in Table 1–3.





Table 1-3. Word Aligner Modes

Modes	PMA-PCS Interface Widths	Allowed Word Alignment Pattern Lengths
Manual Alignment	8-bit	16 bits
Manual Algument	10-bit	7 or 10 bits
Rit Clin	8-bit	16 bits
Bit-Silp	10-bit	7 or 10 bits
Automatic Synchronization State Machine	10-bit	7 or 10 bits

Manual Alignment Mode

In manual alignment mode, the rx_enapatternalign port controls the word aligner with either an 8- or 10-bit data width setting.

The 8-bit word aligner is edge-sensitive to the rx_enapatternalign signal. A rising edge on rx_enapatternalign signal after deassertion of the rx_digitalreset signal triggers the word aligner to look for the word alignment pattern in the received data stream. It updates the word boundary if it finds the word alignment pattern in a new word boundary. Any word alignment pattern received thereafter in a different word boundary causes the word aligner to re-align to the new word boundary only if there is a rising edge in the rx enapatternalign signal.

The 10-bit word aligner is level-sensitive to the rx_enapatternalign signal. The word aligner looks for the programmed 7-bit or 10-bit word alignment pattern or its complement in the received data stream, if the rx_enapatternalign signal is held high. It updates the word boundary if it finds the word alignment pattern in a new word boundary. If the rx_enapatternalign signal is deasserted, the word alignment pattern maintains the current word boundary even when it receives the word alignment pattern in a new word boundary.

Table 1–9 lists the high- and low-speed clock sources for each channel.

Table 1–9.	High- and Low-Speed Clo	k Sources for Each	I Channel in Non-Bonded	Channel Configuration
------------	-------------------------	--------------------	-------------------------	-----------------------

		Transseiver Channel	High- and Low-Speed Clocks Sources				
гаскауе	ITAIISCEIVER DIUCK	Transceiver Gnannei	Option 1	Option 2			
F324 and smaller	GXBL0	All channels	MPLL_1	MPLL_2			
	CYDI O	Channels 0, 1	MPLL_5/GPLL_1	MPLL_6			
F484 and larger	GYRLU	Channels 2, 3	MPLL_5	MPLL_6/MPLL_7 ⁽¹⁾			
	CVDI 1 (1)	Channels 0, 1	MPLL_7/MPLL_6	MPLL_8			
	GVDTT (.)	Channels 2, 3	MPLL_7	MPLL_8/GPLL_2			

Note to Table 1–9:

(1) $\tt MPLL_7$ and <code>GXBL1</code> are not applicable for transceivers in F484 package

Figure 1–50 and Figure 1–51 show the detection mechanism example for a successful and unsuccessful receiver detection scenarios respectively. The tx_forceelecidle port must be asserted at least 10 parallel clock cycles prior to assertion of tx_detectrxloop port to ensure the transmitter buffer is properly tri-stated. Detection completion is indicated by pipephydonestatus assertion, with detection successful indicated by 3'b011 on pipestatus[2..0] port, or detection unsuccessful by 3'b000 on pipestatus[2..0] port.





Figure 1–51. Example of Unsuccessful Receiver Detect Operation

powerdown[10]	2'b10(P1)
tx_detectrxloopback	
pipephydonestatus	
pipestatus[20]	X 3'b000

Electrical Idle Control

The Cyclone IV GX transceivers support transmitter buffer in electrical idle state using the tx_forceelecidle port. During electrical idle, the transmitter buffer differential and common mode output voltage levels are compliant to the PCIe Base Specification 2.0 for Gen1 signaling rate.

Figure 1–52 shows the relationship between assertion of the $tx_forceelecidle$ port and the transmitter buffer output on the $tx_dataout$ port.

Figure 1–52. Transmitter Buffer Electrical Idle State



Notes to Figure 1-52:

- (1) The protocol requires the transmitter buffer to transition to a valid electrical idle after sending an electrical idle ordered set within 8 ns.
- (2) The protocol requires transmitter buffer to stay in electrical idle for a minimum of 20 ns for Gen1 signaling rate.

Transceiver Block	rx_digitalreset	rx_analogreset	tx_digitalreset	pll_areset	gxb_powerdown
Serializer	—	—	\checkmark	_	\checkmark
Transmitter Buffer	—	—	—	—	\checkmark
Transmitter XAUI State Machine	_	_	~	_	~
Receiver Buffer	—	—	—	—	\checkmark
Receiver CDR	—	\checkmark	—		~
Receiver Deserializer	—	—	—	—	\checkmark
Receiver Word Aligner	\checkmark	—	—	_	~
Receiver Deskew FIFO	\checkmark	—	—		~
Receiver Clock Rate Compensation FIFO	~	_	_	_	~
Receiver 8B/10B Decoder	~	_	_	_	~
Receiver Byte Deserializer	~	_	_	_	~
Receiver Byte Ordering	\checkmark	—	—	_	~
Receiver Phase Compensation FIFO	\checkmark	_	_	_	~
Receiver XAUI State Machine	\checkmark	_	_	_	~
BIST Verifiers	✓				✓

 Table 2–3. Blocks Affected by Reset and Power-Down Signals (Part 2 of 2)

Transceiver Reset Sequences

You can configure transceiver channels in Cyclone IV GX devices in various configurations. In all functional modes except XAUI functional mode, transceiver channels can be either bonded or non-bonded. In XAUI functional mode, transceiver channels must be bonded. In PCI Express[®] (PCIe[®]) functional mode, transceiver channels can be either bonded or non-bonded and need to follow a specific reset sequence.

The two categories of reset sequences for Cyclone IV GX devices described in this chapter are:

- "All Supported Functional Modes Except the PCIe Functional Mode" on page 2–6—describes the reset sequences in bonded and non-bonded configurations.
- "PCIe Functional Mode" on page 2–17—describes the reset sequence for the initialization/compliance phase and the normal operation phase in PCIe functional modes.

Receiver Only Channel—Receiver CDR in Manual Lock Mode

This configuration contains only a receiver channel. If you create a **Receiver Only** instance in the ALTGX MegaWizard Plug-In Manager with receiver CDR in manual lock mode, use the reset sequence shown in Figure 2–7.

Figure 2-7. Sample Reset Sequence of Receiver Only Channel—Receiver CDR in Manual Lock Mode



Notes to Figure 2–7:

- (1) For t_{LTR LTD Manual} duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (2) For $t_{LTD Manual}$ duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (3) The busy signal is asserted and deasserted only during initial power up when offset cancellation occurs. In subsequent reset sequences, the busy signal is asserted and deasserted only if there is a read or write operation to the ALTGX_RECONFIG megafunction.

As shown in Figure 2–7, perform the following reset procedure for the receiver CDR in manual lock mode:

- 1. After power up, wait for the busy signal to be asserted.
- 2. Keep the rx_digitalreset and rx_locktorefclk signals asserted and the rx_locktodata signal deasserted during this time period.
- 3. After deassertion of the busy signal (marker 1), wait for two parallel clock cycles to deassert the rx_analogreset signal (marker 2). After rx_analogreset deassert, rx_pll_locked will assert.
- 4. Wait for at least t_{LTR_LTD_Manual}, then deassert the rx_locktorefclk signal. At the same time, assert the rx_locktodata signal (marker 3).
- 5. Deassert rx_digital reset at least $t_{\rm LTD_Manual}$ (the time between markers 3 and 4) after asserting the rx_locktodata signal. At this point, the receiver is ready to receive data.

- 2. After the PLL is reset, wait for the pll_locked signal to go high (marker 4) indicating that the PLL is locked to the input reference clock. After the assertion of the pll_locked signal, deassert the tx_digitalreset signal (marker 5).
- 3. Wait at least five parallel clock cycles after the pll_locked signal is asserted to deassert the rx_analogreset signal (marker 6).
- 4. When the rx_freqlocked signal goes high (marker 7), from that point onwards, wait for at least t_{LTD_Auto} time, then deassert the rx_digitalreset signal (marker 8). At this point, the receiver is ready for data traffic.

Reset Sequence in Channel Reconfiguration Mode

Use the example reset sequence shown in Figure 2–12 when you are using the dynamic reconfiguration controller to change the PCS settings of the transceiver channel. In this example, the dynamic reconfiguration is used to dynamically reconfigure the transceiver channel configured in Basic ×1 mode with receiver CDR in automatic lock mode.

Figure 2–12. Reset Sequence When Using the Dynamic Reconfiguration Controller to Change the PCS Settings of the Transceiver Channel



Notes to Figure 2-12:

- (1) For t_{LTD Auto} duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (2) The busy signal is asserted and deasserted only during initial power up when offset cancellation occurs. In subsequent reset sequences, the busy signal is asserted and deasserted only if there is a read or write operation to the ALTGX_RECONFIG megafunction.

If you are reconfiguring the multipurpose PLL with a different M counter value, follow these steps:

- 1. During transceiver PLL reconfiguration, assert tx_digitalreset, rx_digitalreset, and rx_analogreset signals.
- 2. Perform PLL reconfiguration to update the multipurpose PLL with the PLL **.mif** files.
- 3. Perform channel reconfiguration and update the transceiver with the GXB reconfiguration **.mif** files. If you have multiple channel instantiations connected to the same multipurpose PLL, reconfigure each channel.
- 4. Deassert tx_digitalreset and rx_analogreset signals.
- 5. After the rx_freqlocked signal goes high, wait for at least 4 µs, and then deassert the rx_digitalreset signal.

Error Indication During Dynamic Reconfiguration

The ALTGX_RECONFIG MegaWizard Plug-In Manager provides an error status signal when you select the **Enable illegal mode checking** option or the **Enable self recovery** option in the **Error checks/data rate switch** screen. The conditions under which the error signal is asserted are:

- Enable illegal mode checking option—when you select this option, the dynamic reconfiguration controller checks whether an attempted operation falls under one of the conditions listed below. The dynamic reconfiguration controller detects these conditions within two reconfig_clk cycles, deasserts the busy signal, and asserts the error signal for two reconfig_clk cycles.
 - PMA controls, read operation—none of the output ports (rx_eqctrl_out, rx_eqdcgain_out, tx_vodctrl_out, and tx_preemp_out) are selected in the ALTGX_RECONFIG instance and the read signal is asserted.
 - PMA controls, write operation—none of the input ports (rx_eqctrl, rx_eqdcgain, tx_vodctrl, and tx_preemp) are selected in the ALTGX_RECONFIG instance and the write_all signal is asserted.
- Channel reconfiguration and PMA reconfiguration mode select read operation option:
 - The reconfig_mode_sel input port is set to 3'b001 (Channel reconfiguration mode)
 - The read signal is asserted
- Enable self recovery option—when you select this option, the ALTGX_RECONFIG MegaWizard Plug-In Manager provides the error output port. The dynamic reconfiguration controller quits an operation if it did not complete within the expected number of clock cycles. After recovering from the illegal operation, the dynamic reconfiguration controller deasserts the busy signal and asserts the error output port for two reconfig_clk cycles.
- The error signal is not asserted when an illegal value is written to any of the PMA controls.

Cyclone IV Device Handbook,

Volume 3

101 Innovation Drive San Jose, CA 95134 www.altera.com

CYIV-5V3-2.1

Section I. Device Datasheet

This section provides the $\mathsf{Cyclone}^{\textcircled{R}}$ IV device data sheet. It includes the following chapter:

■ Chapter 1, Cyclone IV Device Datasheet

Revision History

Refer to each chapter for its own specific revision history. For information about when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.

Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.

Symbol/	Conditions		C6			C 7, I7	7		Ilmit					
Description	Conditions	Min	Тур	Max	/lax Min		Max	Min	Тур	Max	UIIIL			
PCIe Transmit Jitter Generation ⁽³⁾														
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	_	_	0.25	_	_	0.25	_	_	0.25	UI			
PCIe Receiver Jitter Tolerance ⁽³⁾														
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		> 0.6	;		> 0.6			UI					
GIGE Transmit Jitter Gene	GIGE Transmit Jitter Generation ⁽⁴⁾													
Deterministic jitter	Pattern – CBPAT	_		0 14	_		0.14			0 14	111			
(peak-to-peak)				0.14			0.14			0.14	01			
Total jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.279		—	0.279	_	—	0.279	UI			
GIGE Receiver Jitter Tole	GIGE Receiver Jitter Tolerance ⁽⁴⁾													
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.4				> 0.4			UI					
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.66				> 0.6	6		UI					

Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)

Notes to Table 1-23:

(1) Dedicated refclk pins were used to drive the input reference clocks.

(2) The jitter numbers specified are valid for the stated conditions only.

(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.

(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

Core Performance Specifications

The following sections describe the clock tree specifications, PLLs, embedded multiplier, memory block, and configuration specifications for Cyclone IV Devices.

Clock Tree Specifications

Table 1–24 lists the clock tree specifications for Cyclone IV devices.

 Table 1–24.
 Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)

Device	Performance														
	C6	C7	C8	C8L ⁽¹⁾	C9L ⁽¹⁾	17	18L ⁽¹⁾	A7	UIIIT						
EP4CE6	500	437.5	402	362	265	437.5	362	402	MHz						
EP4CE10	500	437.5	402	362	265	437.5	362	402	MHz						
EP4CE15	500	437.5	402	362	265	437.5	362	402	MHz						
EP4CE22	500	437.5	402	362	265	437.5	362	402	MHz						
EP4CE30	500	437.5	402	362	265	437.5	362	402	MHz						
EP4CE40	500	437.5	402	362	265	437.5	362	402	MHz						

Symbol Mo	Modoe	C6			C7, 17			C8, A7				C8L, I	BL		Ilnit		
	WOUCS	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{LOCK} <i>(3)</i>				1			1			1	_	_	1			1	ms

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 2 of 2)

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Symbol	Madaa	C6			C7, I7			C8, A7			C8L, 18L				Ilait		
	wodes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
	×8	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
f _{HSCLK} (input	×7	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
frequency)	×4	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
	×2	5	—	85	5	—	85	5	—	85	5	—	85	5	—	72.5	MHz
	×1	5	—	170	5	—	170	5	—	170	5	—	170	5	—	145	MHz
	×10	100	—	170	100	—	170	100	—	170	100	—	170	100	—	145	Mbps
	×8	80	—	170	80	—	170	80	—	170	80	—	170	80	—	145	Mbps
Device	×7	70	—	170	70	—	170	70	—	170	70	—	170	70	—	145	Mbps
Mbps	×4	40	—	170	40	—	170	40	—	170	40	—	170	40	—	145	Mbps
	×2	20	—	170	20	—	170	20	—	170	20	—	170	20	—	145	Mbps
	×1	10	—	170	10	—	170	10	—	170	10	—	170	10	—	145	Mbps
t _{DUTY}	—	45	—	55	45	—	55	45	—	55	45	—	55	45	—	55	%
TCCS	_	—	—	200	—	—	200	—	—	200	—	—	200	—	—	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
	20-80%,																
t _{RISE}	C _{LOAD} = 5 pF	-	500	_	-	500	_	_	500	_	_	500	-	—	500	_	ps
	20-80%,			1			1			1							
t _{FALL}	C _{LOAD} = 5 pF	—	500	-	-	500	-	-	500	-	-	500	-		500	-	ps

 Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)