### Intel - EP4CE6E22I7N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	392
Number of Logic Elements/Cells	6272
Total RAM Bits	276480
Number of I/O	91
Number of Gates	
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	144-EQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce6e22i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Each LAB can use two clocks and two clock enable signals. The clock and clock enable signals of each LAB are linked. For example, any LE in a particular LAB using the labclk1 signal also uses the labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal turns off the LAB-wide clock.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrack interconnect inherent low skew allows clock and control signal distribution in addition to data distribution.

Figure 2–6 shows the LAB control signal generation circuit.



Figure 2–6. Cyclone IV Device LAB-Wide Control Signals

LAB-wide signals control the logic for the clear signal of the register. The LE directly supports an asynchronous clear function. Each LAB supports up to two asynchronous clear signals (labclr1 and labclr2).

A LAB-wide asynchronous load signal to control the logic for the preset signal of the register is not available. The register preset is achieved with a NOT gate push-back technique. Cyclone IV devices only support either a preset or asynchronous clear signal.

In addition to the clear port, Cyclone IV devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals.

## **Document Revision History**

Table 2–1 shows the revision history for this chapter.

Table 2-1. Document Revision History

Date	Version	Changes
November 2009	1.0	Initial release.

Figure 3–7 shows a timing waveform for read and write operations in single-port mode with unregistered outputs. Registering the outputs of the RAM simply delays the q output by one clock cycle.



Figure 3–7. Cyclone IV Devices Single-Port Mode Timing Waveform

## **Simple Dual-Port Mode**

Simple dual-port mode supports simultaneous read and write operations to different locations. Figure 3–8 shows the simple dual-port memory configuration.

Figure 3–8. Cyclone IV Devices Simple Dual-Port Memory (1)



### Note to Figure 3-8:

(1) Simple dual-port RAM supports input or output clock mode in addition to the read or write clock mode shown.

Cyclone IV devices M9K memory blocks support mixed-width configurations, allowing different read and write port widths. Table 3–3 lists mixed-width configurations.

 Table 3–3.
 Cyclone IV Devices M9K Block Mixed-Width Configurations (Simple Dual-Port Mode)
 (Part 1 of 2)

Bood Bort					Write Port				
neau ruit	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	256 × 32	1024 × 9	512 × 18	256 × 36
8192 × 1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	_
4096 × 2	$\checkmark$	$\checkmark$	~	$\checkmark$	$\checkmark$	$\checkmark$	—	—	—
2048 × 4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	—
1024 × 8	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	—

Table 4–2 lists the sign of the multiplication results for the various operand sign representations. The results of the multiplication are signed if any one of the operands is a signed value.

Da	ta A	Dat	Data B				
signa Value	Logic Level	signb Value	Logic Level	nesuit			
Unsigned	Low	Unsigned	Low	Unsigned			
Unsigned	Low	Signed	High	Signed			
Signed	High	Unsigned	Low	Signed			
Signed	High	Signed	High	Signed			

Table 4–2. Multiplier Sign Representation

Each embedded multiplier block has only one signa and one signb signal to control the sign representation of the input data to the block. If the embedded multiplier block has two 9 × 9 multipliers, the Data A input of both multipliers share the same signa signal, and the Data B input of both multipliers share the same signb signal. You can dynamically change the signa and signb signals to modify the sign representation of the input operands at run time. You can send the signa and signb signals through a dedicated input register. The multiplier offers full precision, regardless of the sign representation.

When the signa and signb signals are unused, the Quartus II software sets the multiplier to perform unsigned multiplication by default.

## **Output Registers**

You can register the embedded multiplier output with output registers in either 18- or 36-bit sections, depending on the operational mode of the multiplier. The following control signals are available for each output register in the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers in a single embedded multiplier are fed by the same clock, clock enable, and asynchronous clear signals.

## **Operational Modes**

You can use an embedded multiplier block in one of two operational modes, depending on the application needs:

- One 18 × 18 multiplier
- Up to two 9 × 9 independent multipliers

You can also use embedded multipliers of Cyclone IV devices to implement multiplier adder and multiplier accumulator functions, in which the multiplier portion of the function is implemented with embedded multipliers, and the adder or accumulator function is implemented in logic elements (LEs).

## **9-Bit Multipliers**

You can configure each embedded multiplier to support two  $9 \times 9$  independent multipliers for input widths of up to 9 bits.

Figure 4–4 shows the embedded multiplier configured to support two 9-bit multipliers.





All 9-bit multiplier inputs and results are independently sent through registers. The multiplier inputs can accept signed integers, unsigned integers, or a combination of both. Two 9 × 9 multipliers in the same embedded multiplier block share the same signa and signb signal. Therefore, all the Data A inputs feeding the same embedded multiplier must have the same sign representation. Similarly, all the Data B inputs feeding the same embedded multiplier must have the same sign representation.

Table 6–2 lists the I/O standards that support impedance matching and series termination.

I/O Standard	IOH/IOL Current Strength Setting (mA) <sup>(1)</sup> , <sup>(9)</sup>		${\rm R_S}$ OCT with Calibration Setting, Ohm ( $\Omega$ )		${\rm R}_{\rm S}$ OCT Without Calibration Setting, Ohm $(\Omega)$		Cyclone IV E I/O Banks	Cyclone IV GX I/O Banks	Slew Rate Ontion	PCI- clamp Diode	
	Column I/O	Row I/O	Column I/O	Row I/O <sup>(8)</sup>	Column I/O	Row I/O <sup>(8)</sup>	Support	Support	(6)	Support	
3.3-V LVTTL	4,8	4,8	—		—				—	$\checkmark$	
3.3-V LVCMOS	2	2	—	_	_	_				$\checkmark$	
3.0-V LVTTL	4,8,12,16	4,8,12,16	50,25	50,25	50,25	50,25			019	$\checkmark$	
3.0-V LVCMOS	4,8,12,16	4,8,12,16	50,25	50,25	50,25	50,25			0,1,2	$\checkmark$	
3.0-V PCI/PCI-X	—	—	—	—	—	_		3,4,5,6,		~	
2.5-V LVTTL/LVCMOS	4,8,12,16	4,8,12,16	50,25	50,25	50,25	50,25			7,8,9		~
1.8-V LVTTL/LVCMOS	2,4,6,8,10,12,1 6	2,4,6,8,10,12,1 6	50,25	50,25	50,25	50,25					
1.5-V LVCMOS	2,4,6,8,10,12,1 6	2,4,6,8,10,12,1 6	50,25	50,25	50,25	50,25				_	
1.2-V LVCMOS	2,4,6,8,10,12	2,4,6,8,10	50,25	50	50,25	50	1,2,3,4, 5,6,7,8	4,5,6,7, 8		_	
SSTL-2 Class I	8,12	8,12	50	50	50	50				—	
SSTL-2 Class II	16	16	25	25	25	25			0,1, <b>2</b>	—	
SSTL-18 Class I	8,10,12	8,10,12	50	50	50	50				—	
SSTL-18 Class II	12,16	12,16	25	25	25	25		3,4,5,6,		_	
HSTL-18 Class I	8,10,12	8,10,12	50	50	50	50		7,8,9		—	
HSTL-18 Class II	16	16	25	25	25	25				—	
HSTL-15 Class I	8,10,12	8,10,12	50	50	50	50				—	
HSTL-15 Class II	16	16	25	25	25	25					
HSTL-12 Class I	8,10,12	8,10	50	50	50	50		4,5,6,7, 8		_	
HSTL-12 Class II	14	—	25	—	25	—	3,4,7,8	4,7,8		—	
Differential SSTL-2 Class I <sup>(2), (7)</sup>	8,12	8,12	50	50	50	50				_	
Differential SSTL-2 Class II <sup>(2),</sup> <sup>(7)</sup>	16	16	25	25	25	25					
Differential SSTL- 18 <sup>(2), (7)</sup>	8,10,12	_	50	_	50	_	1,2,3,4, 5,6,7,8	3,4,5,6, 7,8	0,1, <b>2</b>		
Differential HSTL- 18 <sup>(2),</sup> (7)	8,10,12	_	50		50						
Differential HSTL- 15 <sup>(2),</sup> <sup>(7)</sup>	8,10,12	—	50	—	50	—				_	
Differential HSTL- 12 (2), (7)	8,10,12	_	50	—	50	—	3,4,7,8	4,7,8		_	

Table 6–2. Cyclone IV Device I/O Features Support (Part 1 of 2)

Figure 6–16. RSDS, Mini-LVDS, or PPDS Interface with External Resistor Network on the Top and Bottom I/O Banks (1)

Note to Figure 6–16:

(1)  $R_S$  and  $R_P$  values are pending characterization.

A resistor network is required to attenuate the output voltage swing to meet RSDS, mini-LVDS, and PPDS specifications when using emulated transmitters. You can modify the resistor network values to reduce power or improve the noise margin.

The resistor values chosen must satisfy Equation 6–1.

#### Equation 6–1. Resistor Network

$$\frac{R_{\rm S} \times \frac{R_{\rm P}}{2}}{R_{\rm S} + \frac{R_{\rm P}}{2}} = 50 \ \Omega$$

[7]

Altera recommends that you perform simulations using Cyclone IV devices IBIS models to validate that custom resistor values meet the RSDS, mini-LVDS, or PPDS requirements.

It is possible to use a single external resistor instead of using three resistors in the resistor network for an RSDS interface, as shown in Figure 6–17. The external single-resistor solution reduces the external resistor count while still achieving the required signaling level for RSDS. However, the performance of the single-resistor solution is lower than the performance with the three-resistor network.

Figure 6–17 shows the RSDS interface with a single resistor network on the top and bottom I/O banks.





(1)  $R_P$  value is pending characterization.

implements either a high-speed deserializer receiver or a high-speed serializer transmitter. There is a list of parameters in the ALTLVDS megafunction that you can set to customize your SERDES based on your design requirements. The megafunction is optimized to use Cyclone IV devices resources to create high-speed I/O interfaces in the most effective manner.



When you use Cyclone IV devices with the ALTLVDS megafunction, the interface always sends the MSB of your parallel data first.

**C** For more details about designing your high-speed I/O systems interfaces using the ALTLVDS megafunction, refer to the *ALTLVDS Megafunction User Guide* and the *Quartus II Handbook*.

# **Document Revision History**

Table 6–12 lists the revision history for this chapter.

Date	Version	Changes
March 2016	2.7	<ul> <li>Updated Table 6–5 and Table 6–9 to remove support for the N148 package.</li> </ul>
May 2013	2.6	■ Updated Table 6–2 by adding Note (9).
May 2013 2.0		<ul> <li>Updated Table 6–4 and Table 6–8 to add new device options and packages.</li> </ul>
February 2013	2.5	Updated Table 6–4 and Table 6–8 to add new device options and packages.
		<ul> <li>Updated "I/O Banks" and "High Speed Serial Interface (HSSI) Input Reference Clock Support " sections.</li> </ul>
October 2012	2.4	■ Updated Table 6–3 and Table 6–5.
		■ Updated Figure 6–10.
		<ul> <li>Updated "Differential SSTL I/O Standard Support in Cyclone IV Devices" and "Differential HSTL I/O Standard Support in Cyclone IV Devices" sections.</li> </ul>
November 2011	2.3	■ Updated Table 6–1, Table 6–8, and Table 6–9.
		■ Updated Figure 6–1.
		<ul> <li>Updated for the Quartus II software version 10.1 release.</li> </ul>
		<ul> <li>Added Cyclone IV E new device package information.</li> </ul>
December 2010	2.2	<ul> <li>Added "Clock Pins Functionality" section.</li> </ul>
		■ Updated Table 6–4 and Table 6–8.
		<ul> <li>Minor text edits.</li> </ul>
		<ul> <li>Updated "Cyclone IV I/O Elements", "Programmable Pull-Up Resistor", "I/O Banks", "High-Speed I/O Interface", and "Designing with BLVDS" sections.</li> </ul>
July 2010	2.1	■ Updated Table 6–6 and Table 6–7.
		■ Updated Figure 6–19.

Table 6–12. Document Revision History (Part 1 of 2)

## **Configuration Process**

This section describes Cyclone IV device configuration requirements and includes the following topics:

- "Power Up" on page 8–6
- "Reset" on page 8–6
- "Configuration" on page 8–6
- "Configuration Error" on page 8–7
- "Initialization" on page 8–7
- "User Mode" on page 8–7
- **\*** For more information about the Altera<sup>®</sup> FPGA configuration cycle state machine, refer to the *Configuring Altera FPGAs* chapter in volume 1 of the *Configuration Handbook*.

## **Power Up**

If the device is powered up from the power-down state,  $V_{CCINT}$ ,  $V_{CCA}$ , and  $V_{CCIO}$  (for the I/O banks in which the configuration and JTAG pins reside) must be powered up to the appropriate level for the device to exit from POR.

### Reset

After power up, Cyclone IV devices go through POR. POR delay depends on the MSEL pin settings, which correspond to your configuration scheme. During POR, the device resets, holds nSTATUS and CONF\_DONE low, and tri-states all user I/O pins (for PS and FPP configuration schemes only).

To tri-state the configuration bus for AS and AP configuration schemes, you must tie nCE high and nCONFIG low.

The user I/O pins and dual-purpose I/O pins have weak pull-up resistors, which are always enabled (after POR) before and during configuration. When the device exits POR, all user I/O pins continue to tri-state. While nCONFIG is low, the device is in reset. When nCONFIG goes high, the device exits reset and releases the open-drain nSTATUS pin, which is then pulled high by an external 10-k $\Omega$  pull-up resistor. After nSTATUS is released, the device is ready to receive configuration data and the configuration stage starts.

... For more information about the value of the weak pull-up resistors on the I/O pins that are on before and during configuration, refer to the Cyclone IV Device Datasheet chapter.

### Configuration

Configuration data is latched into the Cyclone IV device at each DCLK cycle. However, the width of the data bus and the configuration time taken for each scheme are different. After the device receives all the configuration data, the device releases the open-drain CONF\_DONE pin, which is pulled high by an external 10-k $\Omega$  pull-up resistor. A low-to-high transition on the CONF\_DONE pin indicates that the configuration is complete and initialization of the device can begin.

Sumbol	Deremeter	Minir	num	Maxin	num	11	
Symbol	Parameter	Cyclone IV <sup>(1)</sup>	Cyclone IV E <sup>(2)</sup>	Cyclone IV (1)	Cyclone IV <sup>(1)</sup> Cyclone IV E <sup>(2)</sup>		
t <sub>st2ck</sub>	nSTATUS high to first rising edge of DCLK	2		_	μs		
t <sub>DH</sub>	Data hold time after rising edge on DCLK	0	0 —				
t <sub>cd2um</sub>	CONF_DONE high to user mode <sup>(5)</sup>	30	0	650			
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum	4 × maximum dclk period —				
t <sub>cd2umc</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>cd2cu</sub> + (3,192 × c	LKUSR <b>period)</b>			_	
t <sub>dsu</sub>	Data setup time before rising edge on DCLK	5	8			ns	
t <sub>CH</sub>	DCLK high time	3.2	6.4			ns	
t <sub>CL</sub>	DCLK low time	3.2	6.4			ns	
t <sub>CLK</sub>	DCLK period	7.5	15			ns	
f <sub>MAX</sub>	DCLK frequency (6)	_	_	133	66	MHz	

Table 8–13. FPP Timin	g Parameters for Cy	clone IV Devices	(Part 2 of 2)
-----------------------	---------------------	------------------	---------------

#### Notes to Table 8-13:

(1) Applicable for Cyclone IV GX and Cyclone IV E with 1.2-V core voltage.

(2) Applicable for Cyclone IV E with 1.0-V core voltage.

(3) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(4) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(5) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for starting the device.

(6) Cyclone IV E devices with 1.0-V core voltage have slower F<sub>MAX</sub> when compared with Cyclone IV GX devices with 1.2-V core voltage.

## **JTAG Configuration**

JTAG has developed a specification for boundary-scan testing (BST). The BST architecture offers the capability to efficiently test components on PCBs with tight lead spacing. The BST architecture can test pin connections without using physical test probes and capture functional data while a device is normally operating. You can also use the JTAG circuitry to shift configuration data into the device. The Quartus II software automatically generates **.sof** for JTAG configuration with a download cable in the Quartus II software Programmer.

 For more information about the JTAG boundary-scan testing, refer to the JTAG Boundary-Scan Testing for Cyclone IV Devices chapter.

## Programming Serial Configuration Devices In-System with the JTAG Interface

Cyclone IV devices in a single- or multiple-device chain support in-system programming of a serial configuration device with the JTAG interface through the SFL design. The intelligent host or download cable of the board can use the four JTAG pins on the Cyclone IV device to program the serial configuration device in system, even if the host or download cable cannot access the configuration pins (DCLK, DATA, ASDI, and nCS pins).

The SFL design is a JTAG-based in-system programming solution for Altera serial configuration devices. The SFL is a bridge design for the Cyclone IV device that uses their JTAG interface to access the EPCS JTAG Indirect Configuration Device Programming (.jic) file and then uses the AS interface to program the EPCS device. Both the JTAG interface and AS interface are bridged together inside the SFL design.

In a multiple device chain, you must only configure the master device that controls the serial configuration device. Slave devices in the multiple device chain that are configured by the serial configuration device do not have to be configured when using this feature. To successfully use this feature, set the MSEL pins of the master device to select the AS configuration scheme (Table 8–3 on page 8–8, Table 8–4 on page 8–8, and Table 8–5 on page 8–9). The serial configuration device in-system programming through the Cyclone IV device JTAG interface has three stages, which are described in the following sections:

- "Loading the SFL Design"
- "ISP of the Configuration Device" on page 8–56
- "Reconfiguration" on page 8–57

### Loading the SFL Design

The SFL design is a design inside the Cyclone IV device that bridges the JTAG interface and AS interface with glue logic.

The intelligent host uses the JTAG interface to configure the master device with a SFL design. The SFL design allows the master device to control the access of four serial configuration device pins, also known as the Active Serial Memory Interface (ASMI) pins, through the JTAG interface. The ASMI pins are serial clock input (DCLK), serial data output (DATA), AS data input (ASDI), and active-low chip select (nCS) pins.

Use the ACTIVE\_DISENGAGE instruction with the CONFIG\_IO instruction to interrupt configuration. Table 8–16 lists the sequence of instructions to use for various CONFIG\_IO usage scenarios.

	Configuration Scheme and Current State of the Cyclone IV Device											
JTAG Instruction	Prior to User Mode (Interrupting Configuration)			User Mode			Power Up					
	PS	FPP	AS	AP	PS	FPP	AS	AP	PS	FPP	AS	AP
ACTIVE_DISENGAGE	0	0	0	0	0	0	0	0	—	—	—	
CONFIG_IO	R	R	R	R	R	R	R	R	NA	NA	NA	NA
JTAG Boundary Scan Instructions (no JTAG_PROGRAM)	0	0	0	0	0	0	0	0	_	_	_	_
ACTIVE_ENGAGE			R (2)	R (2)			R (2)	R (2)			—	
PULSE_NCONFIG	Α	Α	A (3)	A (3)	А	Α	0	0				
Pulse nCONFIG pin			A (3)	A (3)			0	0	_			
JTAG TAP Reset	R	R	R	R	R	R	R	R	_		_	

Table 8–16. JTAG CONFIG\_IO (without JTAG\_PROGRAM) Instruction Flows (1)

Notes to Table 8-16:

(1) You must execute "R" indicates that the instruction before the next instruction, "O" indicates the optional instruction, "A" indicates that the instruction must be executed, and "NA" indicates that the instruction is not allowed in this mode.

(2) Required if you use ACTIVE\_DISENGAGE.

(3) Neither of the instruction is required if you use ACTIVE ENGAGE.

The CONFIG\_IO instruction does not hold nSTATUS low until reconfiguration. You must disengage the AS or AP configuration controller by issuing the ACTIVE\_DISENGAGE and ACTIVE\_ENGAGE instructions when active configuration is interrupted. You must issue the ACTIVE\_DISENGAGE instruction alone or prior to the CONFIG\_IO instruction if the JTAG\_PROGRAM instruction is to be issued later (Table 8–17). This puts the active configuration controllers into the idle state. The active configuration controller is reengaged after user mode is reached through JTAG programming (Table 8–17).

While executing the CONFIG IO instruction, all user I/Os are tri-stated.

If reconfiguration after interruption is performed using configuration modes (rather than using JTAG\_PROGRAM), it is not necessary to issue the ACTIVE\_DISENGAGE instruction prior to CONFIG\_IO. You can start reconfiguration by either pulling nCONFIG low for at least 500 ns or issuing the PULSE\_NCONFIG instruction. If the ACTIVE\_DISENGAGE instruction was issued and the JTAG\_PROGRAM instruction fails to enter user mode, you must issue the ACTIVE\_ENGAGE instruction to reactivate the active configuration controller. Issuing the ACTIVE\_ENGAGE instruction also triggers reconfiguration in configuration modes; therefore, it is not necessary to pull nCONFIG low or issue the PULSE\_NCONFIG instruction.

## **Device Configuration Pins**

Table 8–18 through Table 8–21 describe the connections and functionality of all the configuration related pins on Cyclone IV devices. Table 8–18 and Table 8–19 list the device pin configuration for the Cyclone IV GX and Cyclone IV E, respectively.

Table 8–18. Configuration Pin Summary for Cyclone IV GX Devices

Bank	Description	Input/Output	Dedicated	Powered By	Configuration Mode
8	Data[4:2]	Input	—	V <sub>CCIO</sub>	FPP
3	Data[7:5]	Input	—	V <sub>CCIO</sub>	FPP
9	nCSO (2)	Output	—	V <sub>CCIO</sub>	AS
3	CRC_ERROR	Output	—	V <sub>CCIO</sub> /Pull-up (1)	Optional, all modes
9	DATA[0] (2)	Input	Yes	V <sub>CCIO</sub>	PS, FPP, AS
٥	עסאג [1] (געער <b>(2)</b>	Input		V <sub>CCIO</sub>	FPP
9	DATA[I]/ASDO (-)	Output		V <sub>CCIO</sub>	AS
3	INIT_DONE	Output	—	Pull-up	Optional, all modes
3	nSTATUS	Bidirectional	Yes	Pull-up	All modes
9	nCE	Input	Yes	V <sub>CCIO</sub>	All modes
٥	DCI K (2)	Input	Vac	V <sub>CCIO</sub>	PS, FPP
9	DCTK (-)	Output	165	V <sub>CCIO</sub>	AS
3	CONF_DONE	Bidirectional	Yes	Pull-up	All modes
9	TDI	Input	Yes	V <sub>CCIO</sub>	JTAG
9	TMS	Input	Yes	V <sub>CCIO</sub>	JTAG
9	ТСК	Input	Yes	V <sub>CCIO</sub>	JTAG
9	nCONFIG	Input	Yes	V <sub>CCIO</sub>	All modes
8	CLKUSR	Input	—	V <sub>CCIO</sub>	Optional
3	nCEO	Output	—	V <sub>CCIO</sub>	Optional, all modes
3	MSEL	Input	Yes	V <sub>CCINT</sub>	All modes
9	TDO	Output	Yes	V <sub>CCIO</sub>	JTAG
6	DEV_OE	Input	—	V <sub>CCIO</sub>	Optional
6	DEV_CLRn	Input	—	V <sub>CCIO</sub>	Optional

Notes to Table 8-18:

(1) The CRC\_ERROR pin is a dedicated open-drain output or an optional user I/O pin. Active high signal indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled in the Quartus II software from the Error Detection CRC tab of the Device and Pin Options dialog box. When using this pin, connect it to an external 10-kΩ pull-up resistor to an acceptable voltage that satisfies the input voltage of the receiving device.

(2) To tri-state AS configuration pins in the AS configuration scheme, turn on the **Enable input tri-state on active configuration pins in user mode** option from the **Device and Pin Options** dialog box. This tri-states DCLK, nCSO, Data[0], and Data[1]/ASDO pins. Dual-purpose pins settings for these pins are ignored. To set these pins to different settings, turn off the **Enable input tri-state on active configuration pins in user mode** option and set the desired setting from the Dual-purpose Pins Setting menu.

Table 8-19.	Configuration	Pin Summary	for Cyclone	<b>IV E Devices</b>	(Part 1 of 3)
		· · · · ·			· · · · · · · · · · · · · · · · · · ·

Bank	Description	Input/Output	Dedicated	Powered By	Configuration Mode
1	nCSO (1) FLASH_NCE (2)	Output	—	V <sub>CCIO</sub>	AS, AP
6	CRC_ERROR (3)	Output	—	V <sub>CCIO</sub> /Pull-up (4)	Optional, all modes

Configuration error detection determines if the configuration data received through an external memory device is corrupted during configuration. To validate the configuration data, the Quartus<sup>®</sup> II software uses a function to calculate the CRC value for each configuration data frame and stores the frame-based CRC value in the configuration data as part of the configuration bit stream.

During configuration, Cyclone IV devices use the same methodology to calculate the CRC value based on the frame of data that is received and compares it against the frame CRC value in the data stream. Configuration continues until either the device detects an error or all the values are calculated.

In addition to the frame-based CRC value, the Quartus II software generates a 32-bit CRC value for the whole configuration bit stream. This 32-bit CRC value is stored in the 32-bit storage register at the end of the configuration and is used for user mode error detection that is discussed in "User Mode Error Detection".

## **User Mode Error Detection**

User mode error detection is available in Cyclone IV GX and Cyclone IV E devices with 1.2-V core voltage. Cyclone IV E devices with 1.0-V core voltage do not support user mode error detection.

Soft errors are changes in a configuration random-access memory (CRAM) bit state due to an ionizing particle. Cyclone IV devices have built-in error detection circuitry to detect data corruption by soft errors in the CRAM cells.

This error detection capability continuously computes the CRC of the configured CRAM bits based on the contents of the device and compares it with the pre-calculated CRC value obtained at the end of the configuration. If the CRCs match, there is no error in the current configuration CRAM bits. The process of error detection continues until the device is reset (by setting nCONFIG to low).

The Cyclone IV device error detection feature does not check memory blocks and I/O buffers. These device memory blocks support parity bits that are used to check the contents of memory blocks for any error. The I/O buffers are not verified during error detection because the configuration data uses flip-flops as storage elements that are more resistant to soft errors. Similar flip-flops are used to store the pre-calculated CRC and other error detection circuitry option bits.

The error detection circuitry in Cyclone IV devices uses a 32-bit CRC IEEE 802 standard and a 32-bit polynomial as the CRC generator. Therefore, a single 32-bit CRC calculation is performed by the device. If a soft error does not occur, the resulting 32-bit signature value is 0x00000000, that results in a 0 on the CRC\_ERROR output signal. If a soft error occurs in the device, the resulting signature value is non-zero and the CRC\_ERROR output signal is 1.

You can inject a soft error by changing the 32-bit CRC storage register in the CRC circuitry. After verifying the induced failure, you can restore the 32-bit CRC value to the correct CRC value with the same instruction and inserting the correct value.

Before updating it with a known bad value, Altera recommends reading out the correct value.

P

Table 9–4 defines the registers shown in Figure 9–1.

 Table 9–4.
 Error Detection Registers

Register	Function			
32-bit signature register	This register contains the CRC signature. The signature register contains the result of the user mode calculated CRC value compared against the pre-calculated CRC value. If no errors are detected, the signature register is all zeros. A non-zero signature register indicates an error in the configuration CRAM contents.			
	The CRC_ERROR signal is derived from the contents of this register.			
32-bit storage register	This register is loaded with the 32-bit pre-computed CRC signature at the end of the configuration stage. The signature is then loaded into the 32-bit CRC circuit (called the Compute and Compare CRC block, as shown in Figure 9–1) during user mode to calculate the CRC error. This register forms a 32-bit scan chain during execution of the CHANGE_EDREG JTAG instruction. The CHANGE_EDREG JTAG instruction can change the content of the storage register. Therefore, the functionality of the error detection CRC circuitry is checked in-system by executing the instruction to inject an error during the operation. The operation of the device is not halted when issuing the CHANGE_EDREG instruction.			

## **Error Detection Timing**

When the error detection CRC feature is enabled through the Quartus II software, the device automatically activates the CRC process upon entering user mode after configuration and initialization is complete.

The CRC\_ERROR pin is driven low until the error detection circuitry detects a corrupted bit in the previous CRC calculation. After the pin goes high, it remains high during the next CRC calculation. This pin does not log the previous CRC calculation. If the new CRC calculation does not contain any corrupted bits, the CRC\_ERROR pin is driven low. The error detection runs until the device is reset.

The error detection circuitry runs off an internal configuration oscillator with a divisor that sets the maximum frequency.

Table 9–5 lists the minimum and maximum error detection frequencies.

Table 9–5. Minimum and Maximum Error Detection Frequencies for Cyclone IV Devices

Error Detection	Maximum Error	Minimum Error	Valid Divisors (2 <sup>,</sup> )	
Frequency	Detection Frequency	Detection Frequency		
80 MHz/2 <sup>n</sup>	80 MHz	312.5 kHz	0, 1, 2, 3, 4, 5, 6, 7, 8	

You can set a lower clock frequency by specifying a division factor in the Quartus II software (for more information, refer to "Software Support"). The divisor is a power of two (2), where n is between 0 and 8. The divisor ranges from one through 256. Refer to Equation 9–1.

### Equation 9-1.

ror detection frequency	=	80 MH
in accelering accelering		$2^n$

CRC calculation time depends on the device and the error detection clock frequency.

In some applications, it is necessary for a device to wake up very quickly to begin operation. Cyclone IV devices offer the Fast-On feature to support fast wake-up time applications. The MSEL pin settings determine the POR time ( $t_{POR}$ ) of the device.

- **To** For more information about the MSEL pin settings, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- For more information about the POR specifications, refer to the *Cyclone IV Device Datasheet* chapter.

# **Document Revision History**

Table 11–3 lists the revision history for this chapter.

Table 11-3. Document Revision History

Date	Version	Changes
May 2013	1.3	Updated Note (4) in Table 11–1.
		<ul> <li>Updated for the Quartus II software version 10.0 release.</li> </ul>
July 2010	1.2	<ul> <li>Updated "I/O Pins Remain Tri-stated During Power-Up" section.</li> </ul>
		■ Updated Table 11–1.
February 2010	1.1	Updated Table 11–1 and Table 11–2 for the Quartus II software version 9.1 SP1 release.
November 2009	1.0	Initial release.

# **Architectural Overview**

Figure 1–3 shows the Cyclone IV GX transceiver channel datapath.

Figure 1–3. Transceiver Channel Datapath for Cyclone IV GX Devices



Each transceiver channel consists of a transmitter and a receiver datapath. Each datapath is further structured into the following:

- Physical media attachment (PMA)—includes analog circuitry for I/O buffers, clock data recovery (CDR), serializer/deserializer (SERDES), and programmable pre-emphasis and equalization to optimize serial data channel performance.
- Physical coding sublayer (PCS)—includes hard logic implementation of digital functionality within the transceiver that is compliant with supported protocols.

Outbound parallel data from the FPGA fabric flows through the transmitter PCS and PMA, is transmitted as serial data. Received inbound serial data flows through the receiver PMA and PCS into the FPGA fabric. The transceiver supports the following interface widths:

- FPGA fabric-transceiver PCS—8, 10, 16, or 20 bits
- PMA-PCS—8 or 10 bits
- **\*** The transceiver channel interfaces through the PIPE when configured for PCIe protocol implementation. The PIPE is compliant with version 2.00 of the *PHY Interface for the PCI Express Architecture* specification.



Figure 1–39. Transmitter and Receiver Datapath Clocking with Rate Match FIFO in Bonded Channel Configuration

### Notes to Figure 1–39:

- (1) Low-speed recovered clock.
- (2) High-speed recovered clock.

The .**mif** files carries the reconfiguration information that will be used to reconfigure the multipurpose PLL or general purpose PLL dynamically. The .**mif** contents is generated automatically when you select the **Enable PLL Reconfiguration** option in the **Reconfiguration Setting** in ALTGX instances. The .**mif** files will be generated based on the data rate and input reference clock setting in the ALTGX MegaWizard. You must use the external ROM and feed its content to the ALTPLL\_RECONFIG megafunction to reconfigure the multipurpose PLL setting.



Figure 3–16 shows the connection for PLL reconfiguration mode.





#### Notes to Figure 3-16:

- (1)  $\langle n \rangle =$  (number of transceiver PLLs configured in the ALTGX MegaWizard) 1.
- (2) You must connect the pll\_reconfig\_done signal from the ALTGX to the pll\_scandone port from ALTPLL\_RECONFIG.

(3) You need two ALTPLL\_RECONFIG controllers if you have two separate ALTGX instances with transceiver PLL instantiated in each ALTGX instance.

**C** For more information about connecting the ALTPLL\_RECONFIG and ALTGX instances, refer to the *AN 609: Implementing Dynamic Reconfiguration in Cyclone IV GX Devices*.

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	_	_	1	ms
t <sub>outjitter_period_dedclk</sub> (6)	Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$	_		300	ps
	F <sub>OUT</sub> < 100 MHz	— — 30		mUI	
toutjitter_ccj_dedclk <i>(6)</i>	Dedicated clock output cycle-to-cycle jitter $F_{\text{OUT}} \geq 100 \text{ MHz}$		300	ps	
	F <sub>OUT</sub> < 100 MHz	_	—	30	mUI
toutjitter period 10 <i>(6)</i>	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$		650	ps	
	F <sub>OUT</sub> < 100 MHz	—	—	75	mUI
toutjitter ccj 10 <i>(6)</i>	Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$			650	ps
	F <sub>OUT</sub> < 100 MHz	— — 75	75	mUI	
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift		_	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.	10	—	_	ns
t <sub>configpll</sub>	Time required to reconfigure scan chains for PLLs	_	3.5 (7)	_	SCANCLK cycles
f <sub>scanclk</sub>	scanclk frequency	_	_	100	MHz
tcasc outjitter period dedci k	Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \ge 100 \text{ MHz}$ )	_		425	ps
(8), (9)	Period jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> < 100 MHz)			42.5	mUI

Table 1–25.	<b>PLL Specifications</b>	for Cyclone IV Devices <sup>(1), (2)</sup>	(Part 2 of 2)
-------------	---------------------------	--	---------------

### Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V<sub>C0</sub> frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V<sub>C0</sub> post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VC0</sub> specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.

(8) The cascaded PLLs specification is applicable only with the following conditions:

- $\blacksquare \quad Upstream \ PLL 0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
- Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.