## Intel - EP4CE6F17I8LN Datasheet





Welcome to <u>E-XFL.COM</u>

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

Product Status	Active
Number of LABs/CLBs	392
Number of Logic Elements/Cells	6272
Total RAM Bits	276480
Number of I/O	179
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce6f17i8ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Package Matrix**

Table 1–3 lists Cyclone IV E device package offerings.

Table 1-3.	<b>Package Offer</b>	ngs for the Cyclo	ne IV E Device F	amily <sup>(1),</sup> <sup>(2)</sup>
------------	----------------------	-------------------	------------------	--------------------------------------

Package	E1	44	M1	64	M2	56	U2	56	F2	56	F3	24	U4	84	F4	84	F7	80
Size (mm)	22 >	< 22	8 >	< 8	9)	<b>9</b>	14 >	< 14	17 >	< 17	19 3	c 19	19,	< 19	23 >	× 23	29 >	« 29
Pitch (mm)	0.	.5	0.	.5	0.	5	0.	.8	1.	.0	1.	.0	0.	.8	1.	.0	1.	.0
Device	User I/O	(s) San	User I/O	(3)	User I/O	LVDS <sup>(3)</sup>	User I/O	(8) San	User I/O	(8) San	User I/O	(3)	User I/O	LVDS <sup>(3)</sup>	User I/O	LVDS <sup>(3)</sup>	User I/O	LVDS <sup>(3)</sup>
EP4CE6	▲91	21	—	_	—	_	<b>▲</b> 179	66	<b>▲</b> 179	66	_	—	—	—	—	—	_	—
EP4CE10	91	21	—	_	—	_	179	66	179	66	_	_	_	—	_	—	_	—
EP4CE15	81	18	89	21	165	53	165	53	165	53	_	_	_	— .	<b>▲</b> 343	137	_	—
EP4CE22	₹79	17	—	_	—	_	<b>▼</b> 153	52	▼153	52	_	_	_	—	—	—	_	—
EP4CE30	_	—	—	_	—	_	—	_	_	_	<b>▲</b> 193	68	_	—	328	124	▲532	224
EP4CE40		—	—	_	—	_	—	_		_	193	68	<b>▲</b> 328	124	328	124	532	224
EP4CE55	—	—	—	_	—		—	_		—	—	—	324	132	324	132	374	160
EP4CE75	_	—	—	_	—	_	—	_		—	—		292	110	292	110	426	178
EP4CE115	—	—	—	_	—		—	_		—	—	—	—		280	103	▼528	230

### Notes to Table 1-3:

(1) The E144 package has an exposed pad at the bottom of the package. This exposed pad is a ground pad that must be connected to the ground plane of your PCB. Use this exposed pad for electrical connectivity and not for thermal purposes.

(2) Use the Pin Migration View window in Pin Planner of the Quartus II software to verify the pin migration compatibility when you perform device migration. For more information, refer to the *I/O Management* chapter in volume 2 of the *Quartus II Handbook*.

(3) This includes both dedicated and emulated LVDS pairs. For more information, refer to the I/O Features in Cyclone IV Devices chapter.

**To** For more information, refer to the *External Memory Interfaces in Cyclone IV Devices* chapter.

# Configuration

Cyclone IV devices use SRAM cells to store configuration data. Configuration data is downloaded to the Cyclone IV device each time the device powers up. Low-cost configuration options include the Altera EPCS family serial flash devices and commodity parallel flash configuration options. These options provide the flexibility for general-purpose applications and the ability to meet specific configuration and wake-up time requirements of the applications.

Table 1–9 lists which configuration schemes are supported by Cyclone IV devices.

Table 1–9. Configuration Schemes for Cyclone IV Device Family

Devices	Supported Configuration Scheme
Cyclone IV GX	AS, PS, JTAG, and FPP (1)
Cyclone IV E	AS, AP, PS, FPP, and JTAG

Note to Table 1-9:

(1) The FPP configuration scheme is only supported by the EP4CGX30F484 and EP4CGX50/75/110/150 devices.

IEEE 1149.6 (AC JTAG) is supported on all transceiver I/O pins. All other pins support IEEE 1149.1 (JTAG) for boundary scan testing.

For more information, refer to the *JTAG Boundary-Scan Testing for Cyclone IV Devices* chapter.

For Cyclone IV GX devices to meet the PCIe 100 ms wake-up time requirement, you must use passive serial (PS) configuration mode for the EP4CGX15/22/30 devices and use fast passive parallel (FPP) configuration mode for the EP4CGX30F484 and EP4CGX50/75/110/150 devices.

For more information, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.

The cyclical redundancy check (CRC) error detection feature during user mode is supported in all Cyclone IV GX devices. For Cyclone IV E devices, this feature is only supported for the devices with the core voltage of 1.2 V.



For more information about CRC error detection, refer to the *SEU Mitigation in Cyclone IV Devices* chapter.

## High-Speed Transceivers (Cyclone IV GX Devices Only)

Cyclone IV GX devices contain up to eight full duplex high-speed transceivers that can operate independently. These blocks support multiple industry-standard communication protocols, as well as Basic mode, which you can use to implement your own proprietary protocols. Each transceiver channel has its own pre-emphasis and equalization circuitry, which you can set at compile time to optimize signal integrity and reduce bit error rates. Transceiver blocks also support dynamic reconfiguration, allowing you to change data rates and protocols on-the-fly.

## **LAB Interconnects**

The LAB local interconnect is driven by column and row interconnects and LE outputs in the same LAB. Neighboring LABs, phase-locked loops (PLLs), M9K RAM blocks, and embedded multipliers from the left and right can also drive the local interconnect of a LAB through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each LE can drive up to 48 LEs through fast local and direct link interconnects.

Figure 2–5 shows the direct link connection.



## Figure 2–5. Cyclone IV Device Direct Link Connection

# LAB Control Signals

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include:

- Two clocks
- Two clock enables
- Two asynchronous clears
- One synchronous clear
- One synchronous load

You can use up to eight control signals at a time. Register packing and synchronous load cannot be used simultaneously.

Each LAB can have up to four non-global control signals. You can use additional LAB control signals as long as they are global signals.

Synchronous clear and load signals are useful for implementing counters and other functions. The synchronous clear and synchronous load signals are LAB-wide signals that affect all registers in the LAB.

Figure 7–2 shows the location and numbering of the DQS, DQ, or CQ# pins in the Cyclone IV GX I/O banks.



Figure 7–2. DQS, CQ, or CQ# Pins in Cyclone IV GX I/O Banks <sup>(1)</sup>

## Note to Figure 7–2:

(1) The DQS, CQ, or CQ# pin locations in this diagram apply to all packages in Cyclone IV GX devices except devices in 169-pin FBGA and 324-pin FBGA.

Figure 7–5 shows the location and numbering of the DQS, DQ, or CQ# pins in the Cyclone IV E device I/O banks.



Figure 7–5. DQS, CQ, or CQ# Pins in Cyclone IV E I/O Banks <sup>(1)</sup>

#### Note to Figure 7–5:

(1) The DQS, CQ, or CQ# pin locations in this diagram apply to all packages in Cyclone IV E devices except devices in 144-pin EQFP.

- "FPP Configuration" on page 8–40
- "JTAG Configuration" on page 8–45
- "Device Configuration Pins" on page 8–62

## **Configuration Features**

Table 8–1 lists the configuration methods you can use in each configuration scheme.

Table 8–1. Configuration Features in Cyclone IV Devices

Configuration Scheme	Configuration Method	Decompression	Remote System Upgrade <sup>(1)</sup>
AS	Serial Configuration Device	~	$\checkmark$
AP	Supported Flash Memory <sup>(2)</sup>	_	$\checkmark$
DC	External Host with Flash Memory	$\checkmark$	✓ (3)
	Download Cable	~	_
FPP	External Host with Flash Memory	_	✓ (3)
ITAC based configuration	External Host with Flash Memory	—	_
o rAd based connyuration	Download Cable	—	_

## Notes to Table 8-1:

(1) Remote update mode is supported when you use the Remote System Upgrade feature. You can enable or disable remote update mode with an option setting in the Quartus® II software.

(2) For more information about the supported device families for the Micron commodity parallel flash, refer to Table 8–10 on page 8–22.

(3) Remote update mode is supported externally using the Parallel Flash Loader (PFL) with the Quartus II software.

## **Configuration Data Decompression**

Cyclone IV devices support configuration data decompression, which saves configuration memory space and time. This feature allows you to store compressed configuration data in configuration devices or other memory and send the compressed bitstream to Cyclone IV devices. During configuration, Cyclone IV devices decompress the bitstream in real time and program the SRAM cells.

Compression may reduce the configuration bitstream size by 35 to 55%.

When you enable compression, the Quartus II software generates configuration files with compressed configuration data. This compressed file reduces the storage requirements in the configuration device or flash memory and decreases the time required to send the bitstream to the Cyclone IV device. The time required by a Cyclone IV device to decompress a configuration file is less than the time required to send the configuration data to the device. There are two methods for enabling compression for the Cyclone IV device bitstreams in the Quartus II software:

- Before design compilation (through the Compiler Settings menu)
- After design compilation (through the **Convert Programming Files** dialog box)

To enable compression in the compiler settings of the project in the Quartus II software, perform the following steps:

- 1. On the Assignments menu, click **Device**. The **Settings** dialog box appears.
- 2. Click Device and Pin Options. The Device and Pin Options dialog box appears.

In some applications, it is necessary for a device to wake up very quickly to begin operation. Cyclone IV devices offer the Fast-On feature to support fast wake-up time applications. The MSEL pin settings determine the POR time ( $t_{POR}$ ) of the device.

- **To** For more information about the MSEL pin settings, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- For more information about the POR specifications, refer to the *Cyclone IV Device Datasheet* chapter.

# **Document Revision History**

Table 11–3 lists the revision history for this chapter.

Table 11-3. Document Revision History

Date	Version	Changes
May 2013	1.3	Updated Note (4) in Table 11–1.
July 2010	1.2	<ul> <li>Updated for the Quartus II software version 10.0 release.</li> <li>Updated "I/O Pins Remain Tri-stated During Power-Up" section.</li> <li>Updated Table 11–1</li> </ul>
February 2010	1.1	Updated Table 11–1 and Table 11–2 for the Quartus II software version 9.1 SP1 release.
November 2009	1.0	Initial release.

Chapter Revision Dates	vii
Additional Information	
How to Contact Altera	Info–1
Typographic Conventions	Info–1
Section I. Transceivers	
Chapter 1. Cyclone IV Transceivers Architecture	1.0
Analyticational Operations	
Architectural Overview	
Transmitter Channel Datapath	
Parts Compensation FIFO	
Pyte Serializer	
OD/ JUD Encoder	
Transmitter Output Buffer	1 10
Pageiver Channel Datanath	
Receiver Unauter Datapatit	1 11
Clock Data Recovery	1 15
Automatic Lock Mode	1_15
Manual Lock Mode	1_16
Deserializer	1_16
Word Aligner	1_17
Deskew FIFO	1–22
Rate Match FIFO	1–23
8B/10B Decoder	1–23
Byte Deserializer	1–24
Byte Ordering	1–24
RX Phase Compensation FIFO	1–25
Miscellaneous Receiver PCS Feature	1–25
Transceiver Clocking Architecture	1–26
Input Reference Clocking	
Transceiver Channel Datapath Clocking	
Non-Bonded Channel Configuration	
Bonded Channel Configuration	
FPGA Fabric-Transceiver Interface Clocking	
Calibration Block	
PCI-Express Hard IP Block	
Transceiver Functional Modes	
Basic Mode	
Rate Match FIFO Operation in Basic Mode	
Additional Options in Basic Mode	
PCI Express (PIPE) Mode	
PIPE Interface	
Receiver Detection Circuitry	
Electrical Idle Control	

In a DC-coupled link, the transmitter DC common mode voltage is seen unblocked at the receiver input buffer as shown in Figure 1–13. The link common mode voltage depends on the transmitter common mode voltage and the receiver common mode voltage. When using the receiver OCT and on-chip biasing circuitry in a DC coupled link, you must ensure the transmitter common mode voltage is compatible with the receiver common mode requirements. If you disable the OCT, you must terminate and bias the receiver externally and ensure compatibility between the transmitter and the receiver common mode voltage.





Figure 1–14 shows the receiver input buffer block diagram.





The receiver input buffers support the following features:

Table 1–4 lists the synchronization state machine parameters for the word aligner in this mode.

Parameter	Allowed Values
Number of erroneous code groups received to lose synchronization	1–64
Number of continuous good code groups received to reduce the error count by one	1–256

 Table 1–4.
 Synchronization State Machine Parameters

After deassertion of the rx\_digitalreset signal in automatic synchronization state machine mode, the word aligner starts looking for the synchronization code groups, word alignment pattern or its complement in the received data stream. When the programmed number of valid synchronization code groups or ordered sets are received, the rx\_syncstatus signal is driven high to indicate that synchronization is acquired. The rx\_syncstatus signal is constantly driven high until the programmed number of erroneous code groups are received without receiving intermediate good groups; after which the rx\_syncstatus signal is driven low. The word aligner indicates loss of synchronization (rx\_syncstatus signal remains low) until the programmed number of valid synchronization code groups are received again.

In addition to restoring word boundaries, the word aligner supports the following features:

Programmable run length violation detection—detects consecutive 1s or 0s in the data stream, and asserts run length violation signal (rx\_rlv) when a preset run length threshold (maximum number of consecutive 1s or 0s) is detected. The rx\_rlv signal in each channel is clocked by its parallel recovered clock and is asserted for a minimum of two recovered clock cycles to ensure that the FPGA fabric clock can latch the rx\_rlv signal reliably because the FPGA fabric clock might have phase differences, ppm differences (in asynchronous systems), or both, with the recovered clock. Table 1–5 lists the run length violation circuit detection capabilities.

Supported Data Width	Detecto	or Range	Increment Step
Supported Data Wittin	Minimum	Maximum	Settings
8-bit	4	128	4
10-bit	5	160	5

Table 1–5. Run Length Violation Circuit Detection Capabilities

## **Input Reference Clocking**

When used for transceiver, the left PLLs synthesize the input reference clock to generate the required clocks for the transceiver channels. Figure 1–25 and Figure 1–26 show the sources of input reference clocks for PLLs used in the transceiver operation.

Clock output from PLLs in the FPGA core cannot feed into PLLs used by the transceiver as input reference clock.





## Notes to Figure 1-25:

- (1) The REFCLK0 and REFCLK1 pins are dual-purpose CLK, REFCLK, or DIFFCLK pins that reside in banks 3A and 8A respectively.
- (2) Using any clock input pins other than the designated REFCLK pins as shown here to drive the MPLLs may have reduced jitter performance.

1-27

For Transmitter and Receiver operation in bonded channel configuration, the receiver PCS supports configuration with rate match FIFO, and configuration without rate match FIFO. Figure 1–39 shows the datapath clocking in Transmitter and Receiver operation with rate match FIFO in ×2 and ×4 bonded channel configurations. For Transmitter and Receiver operation in bonded channel configuration without rate match FIFO, the datapath clocking is identical to Figure 1–38 for the bonded transmitter channels, and Figure 1–34 on page 1–35 for the receiver channels.

Figure 1–68 shows the transceiver channel datapath and clocking when configured in SDI mode.





Note to Figure 1–68:

(1) High-speed recovered clock.

Block	Port Name	Input/ Output	Clock Domain	Description			
				Rate match FIFO full status indicator.			
			Synchronous to the alkout	A high level indicates the rate match FIFO is full.			
	rx_rmfifofull	Output	(non-bonded modes) or coreclkout (bonded modes)	<ul> <li>Driven for a minimum of two serial clock cycles in configurations without a byte serializer and a minimum of three recovered clock cycles in configurations with a byte serializer.</li> </ul>			
				Rate match FIFO empty status indicator.			
			Synchronous to tx clkout	A high level indicates the rate match FIFO is empty.			
	rx_rmfifoempty	Output	(non-bonded modes) or coreclkout (bonded modes)	Driven for a minimum of two serial clock cycles in configurations without a byte serializer and a minimum of three recovered clock cycles in configurations with a byte serializer.			
				8B/10B decoder control or data identifier.			
rx_ctrldetect	rx_ctrldetect	Output	Synchronous to tx_clkout (non-bonded modes) or	<ul> <li>A high level indicates received code group is a /Kx.y/ control code group.</li> </ul>			
		coreclkout (bonded modes)	<ul> <li>A low level indicates received code group is a /Dx.y/ data code group.</li> </ul>				
	rx_errdetect		Synchronous to tx_clkout (non-bonded modes) or coreclkout (bonded modes)	8B/10B code group violation or disparity error indicator.			
				<ul> <li>A high level indicates that a code group violation or disparity error was detected on the associated received code group.</li> </ul>			
		Output		<ul> <li>Use with the rx_disperr signal to differentiate between a code group violation or a disparity error as follows: [rx_errdetect:rx_disperr]</li> </ul>			
RX PCS				<ul> <li>2'b00—no error</li> </ul>			
				<ul> <li>2'b10—code group violation</li> </ul>			
				<ul> <li>2'b11—disparity error or both</li> </ul>			
	rx_disperr	Output	Synchronous to tx_clkout (non-bonded modes) or coreclkout (bonded modes)	8B/10B disparity error indicator.			
				<ul> <li>A high level indicates that a disparity error was detected on the associated received code group.</li> </ul>			
		Output		8B/10B current running disparity indicator.			
	rx_runningdisp		Synchronous to tx_clkout (non-bonded modes) or	<ul> <li>A high level indicates a positive current running disparity at the end of the decoded byte</li> </ul>			
			coreclkout (bonded modes)	<ul> <li>A low level indicates a negative current running disparity at the end of the decoded byte</li> </ul>			
				Enable byte ordering control			
	rx_enabyteord	Input	Asynchronous signal	<ul> <li>A low-to-high transition triggers the byte ordering block to restart byte ordering operation.</li> </ul>			
				Byte ordering status indicator.			
	rx_byteorder alignstatus	Output	Synchronous to tx_clkout (non-bonded modes) or coreclkout (bonded modes)	A high level indicates that the byte ordering block has detected the programmed byte ordering pattern in the least significant byte of the received data from the byte deserializer.			
			Synchronous to tx_clkout	Parallel data output from the receiver to the FPGA fabric.			
	rx_dataout	Output	(non-bonded modes) or coreclkout (bonded modes)	<ul> <li>Bus width depends on channel width multiplied by number of channels per instance.</li> </ul>			

Table 1–27. Receiver Ports in ALTGX Megafunction for Cyclone IV GX (Part 2 of 3)

- 4. For the receiver operation, after deassertion of busy signal, wait for two parallel clock cycles to deassert the rx analogreset signal.
- 5. Wait for the rx\_freqlocked signal from each channel to go high. The rx\_freqlocked signal of each channel may go high at different times (indicated by the slashed pattern at marker 7).
- 6. In a bonded channel group, when the rx\_freqlocked signals of all the channels has gone high, from that point onwards, wait for at least t<sub>LTD\_Auto</sub> time for the receiver parallel clock to be stable, then deassert the rx\_digitalreset signal (marker 8). At this point, all the receivers are ready for data traffic.

## **Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode**

This configuration contains both a transmitter and receiver channel. When the receiver CDR is in manual lock mode, use the reset sequence shown in Figure 2–5.





### Notes to Figure 2-5:

- (1) For t<sub>LTD Manual</sub> duration, refer to the Cyclone IV Device Datasheet chapter.
- (2) The number of rx\_locktorefclk [n] and rx\_locktodata [n] signals depend on the number of channels configured. n=number of channels.
- (3) For  $t_{LTR\_LTD\_Manual}$  duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (4) The busy signal is asserted and deasserted only during initial power up when offset cancellation occurs. In subsequent reset sequences, the busy signal is asserted and deasserted only if there is a read or write operation to the ALTGX\_RECONFIG megafunction.

## **Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode**

This configuration contains both a transmitter and receiver channel. If you create a **Receiver and Transmitter** instance in the ALTGX MegaWizard Plug-In Manager with the receiver CDR in manual lock mode, use the reset sequence shown in Figure 2–9.

Figure 2–9. Sample Reset Sequence of Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode



## Notes to Figure 2-9:

- (1) For  $t_{LTR\_LTD\_Manual}$  duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (2) For t<sub>LTD Manual</sub> duration, refer to the *Cyclone IV Device Datasheet* chapter.
- (3) The busy signal is asserted and deasserted only during initial power up when offset cancellation occurs. In subsequent reset sequences, the busy signal is asserted and deasserted only if there is a read or write operation to the ALTGX\_RECONFIG megafunction.

As shown in Figure 2–9, perform the following reset procedure for the receiver in manual lock mode:

- 1. After power up, assert pll\_areset for a minimum period of 1 µs (the time between markers 1 and 2).
- Keep the tx\_digitalreset, rx\_analogreset, rx\_digitalreset, and rx\_locktorefclk signals asserted and the rx\_locktodata signal deasserted during this time period. After you deassert the pll\_areset signal, the multipurpose PLL starts locking to the transmitter input reference clock.
- 3. After the multipurpose PLL locks, as indicated by the pll\_locked signal going high (marker 3), deassert tx\_digitalreset (marker 4). For receiver operation, after deassertion of busy signal (marker 5), wait for two parallel clock cycles to deassert the rx\_analogreset signal (marker 6). After rx\_analogreset deassert, rx\_pll\_locked will assert.

# 3. Cyclone IV Dynamic Reconfiguration

Cyclone<sup>®</sup> IV GX transceivers allow you to dynamically reconfigure different portions of the transceivers without powering down any part of the device. This chapter describes and provides examples about the different modes available for dynamic reconfiguration.

You can use the ALTGX\_RECONFIG and ALTPLL\_RECONFIG controller instance to reconfigure the physical medium attachment (PMA) controls, physical coding sublayer (PCS), multipurpose phase locked loops (PLLs), and general purpose PLLs.

This chapter contains the following sections:

- "Glossary of Terms" on page 3–1
- "Dynamic Reconfiguration Controller Architecture" on page 3–2
- "Dynamic Reconfiguration Modes" on page 3–12
- "Error Indication During Dynamic Reconfiguration" on page 3–36
- "Functional Simulation of the Dynamic Reconfiguration Process" on page 3–37

# **Glossary of Terms**

Table 3–1 lists the terms used in this chapter:

Table 3-1. Glussary of Terms used in this chapter (Part 1 of 2	Table 3-1. Glossa	y of Terms Used in this Chapter	(Part 1 of 2)
--	-------------------	---------------------------------	---------------

Term	Description
ALTGX_RECONFIG Instance	Dynamic reconfiguration controller instance generated by the ALTGX_RECONFIG MegaWizard <sup>™</sup> Plug-In Manager.
ALTGX Instance	Transceiver instance generated by the ALTGX MegaWizard Plug-In Manager.
ALTPLL_RECONFIG Instance	Dynamic PLL reconfiguration controller instance generated by the ALTPLL_RECONFIG Megawizard Plug-In Manager
Logical Channel Addressing	Used whenever the concept of logical channel addressing is explained. This term does not refer to the logical_channel_address port available in the ALTGX_RECONFIG MegaWizard Plug-In Manager.

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Figure 3–1 shows a conceptual view of the dynamic reconfiguration controller architecture. For a detailed description of the inputs and outputs of the ALTGX\_RECONFIG instance, refer to "Error Indication During Dynamic Reconfiguration" on page 3–36.

Figure 3–1. Dynamic Reconfiguration Controller



### Note to Figure 3-1:

(1) The PMA control ports consist of the V<sub>0D</sub>, pre-emphasis, DC gain, and manual equalization controls.

C C

<sup>o</sup> Only PMA reconfiguration mode supports manual equalization controls.

You can use one ALTGX\_RECONFIG instance to control multiple transceiver blocks. However, you cannot use multiple ALTGX\_RECONFIG instances to control one transceiver block. Figure 3–9 shows the connection for PMA reconfiguration mode.



(1) This block can be reconfigured in PMA reconfiguration mode.

## **Transceiver Channel Reconfiguration Mode**

You can dynamically reconfigure the transceiver channel from an existing functional mode to a different functional mode by selecting the **Channel Reconfiguration** option in ALTGX and ALTGX\_RECONFIG MegaWizards. The blocks that are reconfigured by channel reconfiguration mode are the PCS and RX PMA blocks of a transceiver channel.

For more information about reconfiguring the RX PMA blocks of the transceiver channel using channel reconfiguration mode, you can refer to "Data Rate Reconfiguration Mode Using RX Local Divider" on page 3–26.

In channel reconfiguration, only a write transaction can occur; no read transactions are allowed. You can optionally choose to trigger write\_all once by selecting the continuous write operation in the ALTGX\_RECONFIG MegaWizard Plug-In Manager. The Quartus II software then continuously writes all the words required for reconfiguration.

For channel reconfiguration, **.mif** files are required to dynamically reconfigure the transceivers channels in channel reconfiguration modes. The **.mif** carries the reconfiguration information that will be used to reconfigure the transceivers channel dynamically on-the-fly. The **.mif** contents is generated automatically when you select the **Generate GXB Reconfig MIF** option in the Quartus II software setting. For different **.mif** settings, you need to later reconfigure and recompile the ALTGX MegaWizard to generate the **.mif** based on the required reconfiguration settings.

The dynamic reconfiguration controller can optionally perform a continuos write operation or a regular write operation of the **.mif** contents in terms of word size (16-bit data) to the transceivers channel that is selected for reconfiguration.

## Figure 3–9. ALTGX and ALTGX\_RECONFIG Connection for PMA Reconfiguration Mode

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)			1	ms
t <sub>outjitter_period_dedclk</sub> (6)	Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	— — 300	300	ps
	F <sub>OUT</sub> < 100 MHz	—	_	30	mUI
toutjitter_ccj_dedclk <i>(6)</i>	Dedicated clock output cycle-to-cycle jitter $F_{\text{OUT}} \geq 100 \text{ MHz}$	_		300	ps
	F <sub>OUT</sub> < 100 MHz	_	—	30	mUI
toutjitter period 10 <i>(6)</i>	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F <sub>OUT</sub> < 100 MHz	—	—	75	mUI
toutjitter ccj 10 <i>(6)</i>	Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ps	
	F <sub>OUT</sub> < 100 MHz	—	—	75	mUI
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift		_	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.		—	_	ns
t <sub>configpll</sub>	Time required to reconfigure scan chains for PLLs	_	3.5 (7)	_	SCANCLK cycles
f <sub>scanclk</sub>	scanclk frequency	_	_	100	MHz
t <sub>casc_outjitter_period_dedclk</sub> (8), (9)	Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \ge 100 \text{ MHz}$ )	_		425	ps
	Period jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> < 100 MHz)			42.5	mUI

Table 1–25.	<b>PLL Specifications</b>	for Cyclone IV Devices <sup>(1), (2)</sup>	(Part 2 of 2)
-------------	---------------------------	--	---------------

## Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V<sub>C0</sub> frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V<sub>C0</sub> post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VC0</sub> specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.

(8) The cascaded PLLs specification is applicable only with the following conditions:

- $\blacksquare \quad Upstream \ PLL 0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
- Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.