

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFl

| Detuns | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 16KB (16K × 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 22x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep16gs506-e-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (<0.5 Ω) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must have a capacitor greater than 4.7 μF (10 μF is recommended), 16V connected to ground. The type can be ceramic or tantalum. See **Section 26.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See **Section 23.4 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.




FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP64GS50X DEVICES

| 7 | GOTO Instruction | 0x000000 |
|----------------------------|---|----------------------------------|
| | Reset Address | 0x000002 |
| Ð | Interrupt Vector Table | 0x000004 0x0001FE |
| User Memory Space | User Program Flash Memory (22,207 instructions) | 0x000200 0x00AF7E |
| er Mem | Device Configuration | 0x00AF80 0x00AFFE |
| Use | | 0x00B000 |
| | Unimplemented | |
| | (Read '0's) | |
| | Reserved | 0x7FFFFE 0x800000 0x800E46 |
| | Calibration Data | 0x800E48 |
| | Reserved | 0x800E78 0x800E7A 0x800EFE |
| Configuration Memory Space | UDID | 0x800F00 0x800F08 0x800F0A |
| nory S | Reserved | 0x800F7E |
| n Mer | User OTP Memory | 0x800F80 0x800FFC |
| Iratio | Reserved | 0x801000 |
| onfigu | Write Latches | 0xF9FFFE 0xFA0000 |
| ŏ | | 0xFA0002 0xFA0004 |
| | Reserved | |
| | DEVID | 0xFEFFFE 0xFF0000 |
| | Reserved | 0xFF0002 0xFF0004 |
| _ | | 0xFFFFFE |

Note: Memory areas are not shown to scale.

TABLE 4-7: PWM REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|--|--|--|--------|--------|--------|--------|-----------|---------------|-------------|----------------|--------------|----------|---------|---------|-------------|---------|---------------|
| PTCON | 0C00 | PTEN | _ | PTSIDL | SESTAT | SEIEN | EIPU | SYNCPOL | SYNCOEN | SYNCEN | SYNCSRC2 | SYNCSRC1 | SYNCSRC0 | SEVTPS3 | SEVTPS2 | SEVTPS1 | SEVTPS0 | 0000 |
| PTCON2 | 0C02 | — | | _ | _ | _ | | _ | _ | — | | _ | | | F | PCLKDIV<2:0 | > | 0000 |
| PTPER | 0C04 | | PWMx Primary Master Time Base Period Register (PTPER<15:0>) | | | | | | | | | | | FFF8 | | | | |
| SEVTCMP | 0C06 | | PWMx Special Event Compare Register (SEVTCMP12:0>) – – – | | | | | | | | | | | | | 0000 | | |
| MDC | 0C0A | | PWMx Master Duty Cycle Register (MDC<15:0>) | | | | | | | | | | | | 0000 | | | |
| STCON | 0C0E | — | I | _ | SESTAT | SEIEN | EIPU | SYNCPOL | SYNCOEN | SYNCEN | SYNCSRC2 | SYNCSRC1 | SYNCSRC0 | SEVTPS3 | SEVTPS2 | SEVTPS1 | SEVTPS0 | 0000 |
| STCON2 | 0C10 | — | I | _ | _ | | | | - | — | | — | | | F | PCLKDIV<2:0 | > | 0000 |
| STPER | 0C12 | | | | | | | PWMx Seco | ondary Master | Time Base F | Period Registe | er (STPER<15 | :0>) | | | | | FFF8 |
| SSEVTCMP | 0C14 | PWMx Secondary Special Event Compare Register (SSEVTCMP<12:0>) — — — — | | | | | | | | | | | | 0000 | | | | |
| CHOP | 0C1A | 1A CHPCLKEN CHOPCLK6 CHOPCLK5 CHOPCLK4 CHOPCLK3 CHOPCLK2 CHOPCLK1 CHOPCLK0 0 | | | | | | | | | | | | | 0000 | | | |
| PWMKEY | V 0C1E PWMx Protection Lock/Unlock Key Register (PWMKEY<15:0>) | | | | | | | | | | | 0000 | | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: PWM GENERATOR 1 REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|---------|---------|---|---------|-----------|-----------------|----------------|----------------|--------------|--------------|--------------|----------|----------|----------|----------|----------|---------------|
| PWMCON1 | 0C20 | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLIEN | TRGIEN | ITB | MDCS | DTC1 | DTC0 | _ | _ | MTBS | CAM | XPRES | IUE | 0000 |
| IOCON1 | 0C22 | PENH | PENL | POLH | POLL | PMOD1 | PMOD0 | OVRENH | OVRENL | OVRDAT1 | OVRDAT0 | FLTDAT1 | FLTDAT0 | CLDAT1 | CLDAT0 | SWAP | OSYNC | C000 |
| FCLCON1 | 0C24 | IFLTMOD | CLSRC4 | CLSRC3 | CLSRC2 | CLSRC1 | CLSRC0 | CLPOL | CLMOD | FLTSRC4 | FLTSRC3 | FLTSRC2 | FLTSRC1 | FLTSRC0 | FLTPOL | FLTMOD1 | FLTMOD0 | 00F8 |
| PDC1 | 0C26 | | | | | | | PWM1 Gen | erator Duty C | ycle Registe | er (PDC1<15 | i:0>) | | | | | | 0000 |
| PHASE1 | 0C28 | | | | | F | WM1 Primary | Phase-Shift o | r Independent | Time Base | Period Reg | ister (PHASE | 1<15:0>) | | | | | 0000 |
| DTR1 | 0C2A | _ | _ | | | | | | PWM1 D | ead-Time R | egister (DTI | R1<13:0>) | | | | | | 0000 |
| ALTDTR1 | 0C2C | _ | _ | - PWM1 Alternate Dead-Time Register (ALTDTR1<13:0>) | | | | | | | | | | 0000 | | | | |
| SDC1 | 0C2E | | | | | | | PWM1 Seco | ondary Duty C | ycle Registe | er (SDC1<1 | 5:0>) | | | | | | 0000 |
| SPHASE1 | 0C30 | | | | | | | PWM1 Second | lary Phase-Sh | ift Register | (SPHASE1 | <15:0>) | | | | | | 0000 |
| TRIG1 | 0C32 | | | | | PWM1 Pr | imary Trigger (| Compare Value | Register (TR | GCMP<12: | 0>) | | | | — | — | — | 0000 |
| TRGCON1 | 0C34 | TRGDIV3 | TRGDIV2 | TRGDIV1 | TRGDIV0 | | — | _ | — | DTM | — | TRGSTRT5 | TRGSTRT4 | TRGSTRT3 | TRGSTRT2 | TRGSTRT1 | TRGSTRT0 | 0000 |
| STRIG1 | 0C36 | | | | | PWM1 Seco | ondary Trigger | Compare Valu | e Register (S⁻ | FRGCMP<1 | 2:0>) | | | | — | — | _ | 0000 |
| PWMCAP1 | 0C38 | | | | | PWM1 F | Primary Time E | Base Capture F | Register (PWN | 1CAP<12:0> | >) | | | | _ | _ | _ | 0000 |
| LEBCON1 | 0C3A | PHR | PHF | PLR | PLF | FLTLEBEN | CLLEBEN | _ | _ | _ | _ | BCH | BCL | BPHH | BPHL | BPLH | BPLL | 0000 |
| LEBDLY1 | 0C3C | _ | _ | _ | _ | | | PWM1 Lead | ling-Edge Bla | nking Delay | Register (L | EB<8:0>) | | | _ | _ | _ | 0000 |
| AUXCON1 | 0C3E | HRPDIS | HRDDIS | _ | _ | BLANKSEL3 | BLANKSEL2 | BLANKSEL1 | BLANKSEL0 | — | _ | CHOPSEL3 | CHOPSEL2 | CHOPSEL1 | CHOPSEL0 | CHOPHEN | CHOPLEN | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: I2C1 AND I2C2 REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|--|------------------------------|-------------|-----------|-------------|------------|---------|--------|-----------|-------------|----------|------------|--------------|--------------|-------|-------|-------|---------------|
| I2C1CONL | 0200 | I2CEN | _ | I2CSIDL | SCLREL | STRICT | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| I2C1CONH | 0202 | — | _ | — | _ | _ | _ | — | _ | _ | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN | 0000 |
| I2C1STAT | 0204 | ACKSTAT | TRSTAT | ACKTIM | _ | _ | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | 0000 |
| I2C1ADD | 0206 | _ | — | _ | _ | — | _ | | | | | I2C1 Addr | ess Register | | | | | 0000 |
| I2C1MSK | 0208 | _ | — | _ | _ | — | _ | | | | I2C1 SI | ave Mode A | ddress Mask | Register | | | | 0000 |
| I2C1BRG | 020A | | | | | | | E | Baud Rate | Generator R | legister | | | | | | | 0000 |
| I2C1TRN | 020C | I2C1 Transmit Register 0 0 0 | | | | | | | | | | | | | OOFF | | | |
| I2C1RCV | 020E | _ | — | _ | _ | — | _ | — | _ | | | | I2C1 Receiv | ve Register | | | | 0000 |
| I2C2CON1 | 0210 | I2CEN | — | I2CSIDL | SCLREL | STRICT | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| I2C2CON2 | 0212 | _ | _ | _ | _ | _ | _ | _ | _ | _ | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN | 0000 |
| I2C2STAT | 0214 | ACKSTAT | TRSTAT | ACKTIM | _ | _ | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | 0000 |
| I2C2ADD | 0216 | _ | _ | _ | _ | _ | _ | | | | | I2C2 Addr | ess Register | | | | | 0000 |
| I2C2MSK | 0218 | _ | — | _ | _ | — | _ | | | | 12C2 SI | ave Mode A | ddress Mask | Register | | | | 0000 |
| I2C2BRG | 021A | | | | | | | E | Baud Rate | Generator R | legister | | | | | | | 0000 |
| I2C2TRN | 021C | _ | — | _ | _ | — | _ | — | _ | | | | I2C2 Transr | nit Register | | | | OOFF |
| I2C2RCV | 2RCV 021E — — — — — I2C2 Receive Register 0000 | | | | | | | | | | | | | 0000 | | | | |
| Legend: | – unim | plemented | road as '0' | Peact val | ues are sho | we in hove | dooimal | • | | | | | | | | | | • |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: UART1 AND UART2 REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|--|--------|----------|--------|--------|--------|-----------|------------|--------------|----------|-------|-------------|--------|--------|--------|-------|---------------|
| U1MODE | 0220 | UARTEN | _ | USIDL | IREN | RTSMD | _ | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | 0000 |
| U1STA | 0222 | UTXISEL1 | UTXINV | UTXISEL0 | _ | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0224 | _ | _ | _ | _ | _ | _ | _ | | | | UART1 | Fransmit Re | gister | | | | xxxx |
| U1RXREG | 0226 | _ | _ | _ | _ | _ | _ | _ | | | | UART1 | Receive Re | gister | | | | 0000 |
| U1BRG | 0228 | | | | | | | Baud Rate | e Generate | or Prescaler | Register | | | | | | | 0000 |
| U2MODE | 0230 | UARTEN | _ | USIDL | IREN | RTSMD | _ | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | 0000 |
| U2STA | 0232 | UTXISEL1 | UTXINV | UTXISEL0 | _ | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 0234 | _ | _ | _ | _ | _ | — | _ | | | | UART2 | Fransmit Re | gister | | | | xxxx |
| U2RXREG | 0236 | 6 — — — — — — — UART2 Receive Register | | | | | | | | | | | | | 0000 | | | |
| U2BRG | 0238 | Baud Rate Generator Prescaler Register | | | | | | | | | | | | 0000 | | | | |

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: NVM REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | it 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 | | | | | | | | |
|-------------|-------|---|--------|--------|---------|--------|---------|-------|-------|--|---|---|------|----------|--------|--------|--------|------|
| NVMCON | 0728 | WR | WREN | WRERR | NVMSIDL | SFTSWP | P2ACTIV | RPDF | URERR | — | — | — | — | NVMOP3 | NVMOP2 | NVMOP1 | NVMOP0 | 0000 |
| NVMADR | 072A | NVMADR<15:0> | | | | | | | | | | | | | 0000 | | | |
| NVMADRU | 072C | - | | | | | | | | | | | | | | | | 0000 |
| NVMKEY | 072E | - | _ | _ | _ | | _ | _ | _ | | | | NVMK | (EY<7:0> | | | | 0000 |
| NVMSRCADR | 0730 | NVM Source Data Address Register, Lower Word (NVMSRCADR<15:0>) | | | | | | | | | | | | | 0000 | | | |
| NVMSRCADRH | 0732 | 32 — — — — — — — — NVM Source Data Address Register, Upper Byte (NVMSRCADR<23:16> 0 | | | | | | | | | | | | | | 0000 | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: SYSTEM CONTROL REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|--------|--------|---------|--------|--------|-----------|-----------|-----------|----------|----------|--------|----------|---------|---------|---------|---------|---------------|
| RCON | 0740 | TRAPR | IOPUWR | _ | — | VREGSF | _ | CM | VREGS | EXTR | SWR | SWDTEN | WDTO | SLEEP | IDLE | BOR | POR | Note 1 |
| OSCCON | 0742 | - | COSC2 | COSC1 | COSC0 | _ | NOSC2 | NOSC1 | NOSC0 | CLKLOCK | IOLOCK | LOCK | _ | CF | _ | _ | OSWEN | Note 2 |
| CLKDIV | 0744 | ROI | DOZE2 | DOZE1 | DOZE0 | DOZEN | FRCDIV2 | FRCDIV1 | FRCDIV0 | PLLPOST1 | PLLPOST0 | _ | PLLPRE4 | PLLPRE3 | PLLPRE2 | PLLPRE1 | PLLPRE0 | 3040 |
| PLLFBD | 0746 | - | | _ | _ | _ | _ | _ | | | | PLL | DIV<8:0> | | | | | 0030 |
| OSCTUN | 0748 | - | | _ | _ | _ | _ | _ | _ | _ | _ | | | TUN | <5:0> | | | 0000 |
| LFSR | 074C | - | | | | | | | LF | SR<14:0> | | | | | | | | 0000 |
| REFOCON | 074E | ROON | | ROSSLP | ROSEL | RODIV3 | RODIV2 | RODIV1 | RODIV0 | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| ACLKCON | 0750 | ENAPLL | APLLCK | SELACLK | _ | _ | APSTSCLR2 | APSTSCLR1 | APSTSCLR0 | ASRCSEL | FRCSEL | — | _ | _ | _ | _ | _ | 2740 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

| R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|---------------|-------------|---|----------------|------------------|------------------|-----------------|--------|
| GIE | DISI | SWTRAP | _ | _ | _ | | AIVTEN |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| | | — | INT4EP | | INT2EP | INT1EP | INT0EP |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unki | nown |
| | | | | | | | |
| bit 15 | GIE: Global | Interrupt Enable | e bit | | | | |
| | | ts and associate | | | | | |
| | | ts are disabled, I | • | till enabled | | | |
| bit 14 | | Instruction Statu | | | | | |
| | | struction is active struction is not a | | | | | |
| bit 13 | | Software Trap St | | | | | |
| DIL 15 | | e trap is enabled | | | | | |
| | | e trap is disabled | | | | | |
| bit 12-9 | Unimpleme | ented: Read as ' | 0' | | | | |
| bit 8 | AIVTEN: Al | ternate Interrupt | Vector Table E | Enable | | | |
| | | ternate Interrupt | | | | | |
| | | andard Interrupt | | | | | |
| bit 7-5 | - | ented: Read as ' | | | | | |
| bit 4 | | ternal Interrupt 4 | - | Polarity Selec | ct bit | | |
| | • | t on negative ed t on positive edg | • | | | | |
| bit 3 | - | ented: Read as ' | | | | | |
| bit 2 | - | ternal Interrupt 2 | | Polarity Selec | rt hit | | |
| SIL 2 | | t on negative ed | 0 | | | | |
| | | t on positive edg | | | | | |
| bit 1 | INT1EP: Ex | ternal Interrupt 1 | Edge Detect | Polarity Selec | ct bit | | |
| | | t on negative ed | | | | | |
| | • | t on positive edg | | | | | |
| bit 0 | | ternal Interrupt (| - | Polarity Selec | ct bit | | |
| | | t on negative edg | | | | | |
| | 0 = memup | t on positive edg | e | | | | |

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

| R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 I2C1MD U2MD U1MD SPI2MD SPI1MD — — ADCM | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 |
|--|----------------|----------------|--------------------------------|-----------|-------------------|----------------|-----------------|----------------|
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 I2C1MD U2MD U1MD SP12MD SP11MD – ADCM bit 7 | T5MD | T4MD | T3MD | T2MD | T1MD | _ | PWMMD | — |
| I2C1MD U2MD U1MD SPI2MD SPI1MD | bit 15 | | | | | | | bit 8 |
| I2C1MD U2MD U1MD SPI2MD SPI1MD | D 444 0 | D #44.0 | D # M / A | DAMA | D 444 0 | | | D #44 0 |
| bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 T5MD: Timer5 Module Disable bit 1 = Timer6 module is disabled 0 = Timer6 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer6 module Disable bit 1 = Timer3 module Disable bit 1 = Timer4 module is disabled 0 = Timer6 module Disable bit 1 = Timer3 module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module Disable bit 1 = Timer1 module Disable bit 1 = PWMx module Disable bit 1 = UMX module Disable bit 1 = VMX module Disable bit 1 = VMX module Disable bit 1 = UMX module Disable bit 1 = PWMx module Disable bit 1 = UART2 module Disable bit 1 = UART1 module Disable bit 1 = SPI2 module Disable bit 1 = SPI2 module Disable bit 1 = SPI2 module Disable bit 1 = SPI1 module Disable bit 1 = ADC module Disable Dit 1 = AD | | | 1 | | | U-0 | U-0 | |
| Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 T5MD: Timer5 Module Disable bit 1 = Timer6 module is disabled 0 = Timer7 module is disabled 0 = UMX module is disabled 0 = UART2 Module Disable bit 1 = I2C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SP11 module is disabled 1 = ADCC module is disabled | | U2MD | U1MD | SPI2MD | SPI1MD | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TSMD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0' = Bit is cleared x = Bit is unknown bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer3 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module Disable bit 1 = Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = PWMX module Disable bit 1 = PVCT Module Disable bit 1 = PWMX module Disable bit 1 = PVMX module Disable bit 1 = PVCT module is disabled 0 = PVCT Module Disable bit 1 = PVLT module is disabled 0 = IZC1 module is disabled 0 = IZC1 module is disabled 0 = IZC1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled < | DIL 7 | | | | | | | bit (|
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TSMD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer7 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 1 = PWMx module is disabled 0 = UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled | Legend: | | | | | | | |
| bit 15 TSMD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer1 module Disable bit 1 = PWMx module Disable bit 1 = PWMx module Disable bit 1 = PWMx module Disable bit 1 = 12C1 module is enabled 0 = PVMXz module Disable bit 1 = 12C1 module is disabled 0 = UART2 module Disable bit 1 = 12C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SP12 module is enabled bit 4 SP12MD: SP11 Module Disable bit 1 = SP11 module is enabled bit 3 SP11MD: SP11 Module Disable bit 1 = SP11 module is disabled 0 = SP12 module is disabled 0 = SP11 module is disabled 0 = SP12 module is disabled 0 = SP12 module is disabled 1 = ADC Module Disable bit 1 = ADC module is disabled | R = Readable | e bit | W = Writable | bit | U = Unimplem | ented bit, rea | ad as '0' | |
| 1 = Timer5 module is disabled 0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = PWMM module Disable bit 1 = PWMx module is disabled 0 = PWMx module is disabled 0 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is di | -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own |
| 1 = Timer5 module is disabled 0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = PWMx module is disabled 0 = PWMx module is disabled 0 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is | hit 15 | T5MD. Timor | 5 Modulo Dical | alo hit | | | | |
| 0 = Timer5 module is enabled bit 14 TMMD: Timer4 Module Disable bit 1 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer3 Module Disable bit 1 = Timer2 module is disabled 0 = Timer3 module is disabled 0 = Timer4 module is disabled 0 = PWMMx module Disable bit 1 = PWMx module is disabled 1 = PWMx module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = U2RT1 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled | bit 15 | | | | | | | |
| 1 = Timer4 module is disabled 0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module Disable bit 1 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer4 module Disable bit 1 = Timer1 module Disable bit 1 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = PWMMD: PWMx Module Disable bit 1 = PWMx module Disable bit 1 = I2C1 module is disabled 0 = PWX module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART2 module Disable bit 1 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled | | | | | | | | |
| bit 13 Timer3 Module Disabled bit 13 TaMD: Timer3 Module Disable bit 1 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is enabled bit 12 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module Disable bit 1 = PWMx module Disable bit 1 = DWMx module Disable bit 1 = DWMx module Disable bit 1 = L2C1 module is disabled 0 = IZC1 module is disabled 0 = IZC1 module is disabled 0 = UART2 module Disable bit 1 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module Disable bit 1 = UART1 module is disabled 0 = SP12 module is disabled 0 = SP12 module is disabled 0 = SP11 module is disabled 1 = ADC module is disabled bit 1 = ADC module is dis | bit 14 | T4MD: Timer | 4 Module Disal | ole bit | | | | |
| bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is enabled 0 = Timer2 module is enabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMx Module Disable bit 1 = PVMx module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMx Module Disable bit 1 = PVMx module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled bit 6 U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled bit 3 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is disabled bit 3 SPI1 Module Disable bit 1 = SPI2 module is disabled 0 = SPI1 module is disabled 1 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = ADC module is disable bit 1 = ADC module is disable | | 1 = Timer4 m | odule is disable | ed | | | | |
| 1 = Timer3 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is enabled bit 11 TIMD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMX Module Disable bit 1 = PWMx module is disabled 0 = PWMx module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = 12C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is enabled 0 = SPI1 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI2 module is enabled 0 = SPI1 module is enabled bit 3 SPI1Module Disable bit | | 0 = Timer4 m | odule is enable | ed | | | | |
| 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer1 module is enabled bit 11 TIMD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = PWMX module Disable bit 1 = PWMX module Disable bit 1 = PUT Incolue is disabled 0 = PUT module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART1 module Disable bit 1 = UART1 module Disable bit 1 = UART1 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI1 | bit 13 | | | | | | | |
| bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 TIMD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = PWMX module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SPI2MD: SPI1 Module Disable bit 1 = SP12 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI | | | | | | | | |
| 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = PWMx module Disable bit 1 = PWMx module is disabled 0 = PWMx module is disabled 0 = PWMx module is disabled 0 = PWMx module Disable bit 1 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SP12 module is disabled 0 = SP12 module is disabled 0 = SP11 module is disabled 0 | hit 10 | | | | | | | |
| 0 = Timer2 module is enabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMx Module Disable bit 1 = PWMx module is disabled 0 = PWMx module is disabled 0 = PWMx module is enabled 0 = PWMx module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1M0: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 | DIE 12 | | | | | | | |
| bit 11 TIMD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMx Module Disable bit 1 = PWMx module is disabled 0 = PWMx module is disabled 0 = PWMx module is enabled 0 = PWMx module Disable bit 1 = PWMx module is disabled 0 = PWMx module Disable bit 1 = I2C1 module is disabled 0 = I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit < | | - | | | | | | |
| 1 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMx Module Disable bit 1 = PWMx module is disabled 0 0 = PWMx module is enabled 0 bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 0 = UART2 module is disabled 0 0 = UART2 module is disabled 0 0 = UART1 module is disabled 0 0 = UART1 module is disabled 0 0 = UART1 module is disabled 0 0 = SPI2 module is disabled 0 0 = SPI2 module is disabled 0 0 = SPI1 module is disabled 0< | bit 11 | | | | | | | |
| bit 10 Unimplemented: Read as '0' bit 9 PWMMD: PWMx Module Disable bit 1 = PWMx module is disabled 0 = PWMx module is disabled 0 = PWMx module is enabled 0 = PWMx module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled bit 6 U2MD: UART2 Module Disable bit 1 = UART2 module is enabled 0 = UART2 module is enabled bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | - | | | | | | |
| bit 9 PWMMD : PWMx Module Disable bit 1 = PWMx module is disabled 0 0 = PWMx module is enabled 0 bit 8 Unimplemented: Read as '0' bit 7 I2C1MD : I2C1 Module Disable bit 1 = I2C1 module is disabled 0 0 = I2C1 module is disabled 0 0 = I2C1 module is disabled 0 0 = I2C1 module is enabled 0 bit 6 U2MD : UART2 Module Disable bit 1 = UART2 module is disabled 0 0 = UART2 module is disabled 0 0 = UART1 module Disable bit 1 1 = UART1 module Disable bit 1 1 = UART1 module is disabled 0 0 = UART1 module is disabled 0 0 = UART1 module is disabled 0 0 = SPI2 Module Disable bit 1 1 = SPI2 module is disabled 0 0 = SPI2 module is disabled 0 0 = SPI1 module is disabled 0 0 = | | 0 = Timer1 m | odule is enable | ed | | | | |
| 1 = PWMx module is disabled 0 = PWMx module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module Disable bit 1 = UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabled 0 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART1 module Disable bit 1 = UART1 module is disabled 0 = UART1 module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is enabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is enabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled 1 = ADC module is disabled | bit 10 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 8Unimplemented: Read as '0'bit 7I2C1MD: I2C1 Module Disable bit1 = I2C1 module is disabled 0 = I2C1 module is enabledbit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 1 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = ADC module Disable bit 1 = ADC module is disabled 1 = ADC module is disabled | bit 9 | PWMMD: PW | Mx Module Di | sable bit | | | | |
| bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module Disable bit bit 6 U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART2 module Disable bit 1 = UART1 module is enabled 0 = UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module Disable bit 1 = UART1 module is disabled 0 = UART1 module Disable bit 1 = SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = ADC Module Disable bit 1 = ADC module is disabled 1 = ADC module is disabled | | | | | | | | |
| bit 7I2C1 Module Disable bit1 = 12C1 module is disabled 0 = 12C1 module is enabledbit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module Disable bit 0 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabledbit 3D11MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI2 module is enabledbit 4SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 1 = SPI1 module is disabled 1 = ADC Module Disable bit 1 = ADC module is disabled 1 = ADC module is disabled | | | | - | | | | |
| 1 = 12C1 module is disabled 0 = 12C1 module is enabledbit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART1 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4SP12MD: SP12 Module Disable bit 1 = SP12 module is enabledbit 3SP11MD: SP12 Module Disable bit 1 = SP12 module is enabledbit 4SP12 module is disabled 0 = SP12 module is disabled 0 = SP11 module is enabledbit 3SP11MD: SP11 Module Disable bit 1 = SP11 module is disabled 0 = SP11 module is disabled 1 = ADC module Disable bit 1 = ADC module Disable bit 1 = ADC module is disabled | | • | | | | | | |
| 0 = I2C1 module is enabled bit 6 U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabled bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = ADC Module Disable bit 1 = ADC module is disabled | DIT / | | | Die Dit | | | | |
| bit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = SPI1 module Disable bit 1 = SPI1 module is disabled 1 = SPI1 module is disabledbit 2-1Unimplemented: Read as '0' 1 = ADC module is disabled 1 = ADC module is disabled | | | | | | | | |
| 1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is enabledbit 4Comparison 2 = SPI2 module is disabled 0 = SPI1 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = SPI1 module is disabled 1 = ADC Module Disable bit 1 = ADC module is disabled | bit 6 | | | ble bit | | | | |
| bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is enabled 1 = SPI1 module Disable bit 1 = SPI1 module is enabled 0 = SPI1 module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled 1 = ADC module is disabled | | | | | | | | |
| 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabledbit 2-1Unimplemented: Read as '0' 1 = ADC module is disabled bit 1 = ADC module is disabled | | 0 = UART2 m | nodule is enable | ed | | | | |
| 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled 1 = ADC module is disabled | bit 5 | U1MD: UART | 1 Module Disa | ble bit | | | | |
| bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | | 1 = UART1 m | nodule is disabl | ed | | | | |
| 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | | | | | | | | |
| 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | bit 4 | | | | | | | |
| bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | | | | | | | | |
| 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | hit 3 | | | hle hit | | | | |
| 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | DIL O | | | | | | | |
| bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | | | | | | | | |
| bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled | bit 2-1 | Unimplemen | ted: Read as ' | 0' | | | | |
| | bit 0 | • | | | | | | |
| 0 = ADC module is enabled | | 1 = ADC mod | lule is disabled | | | | | |
| | | 0 = ADC mod | lule is enabled | | | | | |


REGISTER 9-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

10.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-19). Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 10-2 illustrates remappable pin selection for the U1RX input.

FIGURE 10-2: REMAPPABLE INPUT FOR U1RX



10.4.4.1 Virtual Connections

The dsPIC33EPXXGS50X devices support six virtual RPn pins (RP176-RP181), which are identical in functionality to all other RPn pins, with the exception of pinouts. These six pins are internal to the devices and are not connected to a physical device pin.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP176 and the PWM Fault input can be configured for RP176 as well. This configuration allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|--------|--------|--------|--------|--------|--------|
| — | — | RP53R5 | RP53R4 | RP53R3 | RP53R2 | RP53R1 | RP53R0 |
| bit 15 | · | • | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | | RP52R5 | RP52R4 | RP52R3 | RP52R2 | RP52R1 | RP52R0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0' |
|-----------|--|
| bit 13-8 | RP53R<5:0>: Peripheral Output Function is Assigned to RP53 Output Pin bits (see Table 10-2 for peripheral function numbers) |
| bit 7-6 | Unimplemented: Read as '0' |
| bit 5-0 | RP52R<5:0>: Peripheral Output Function is Assigned to RP52 Output Pin bits (see Table 10-2 for peripheral function numbers) |

REGISTER 10-31: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------------------------------|-----|--------|--------|---|--------|--------|--------|
| — | — | RP55R5 | RP55R4 | RP55R3 | RP55R2 | RP55R1 | RP55R0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | RP54R5 | RP54R4 | RP54R3 | RP54R2 | RP54R1 | RP54R0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is cleared x = Bit is unknown | | | nown |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP55R<5:0>:** Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP54R<5:0>:** Peripheral Output Function is Assigned to RP54 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 0

NOTES:

| REGISTER 12-2: | TyCON: (| (TIMER3 AND TIMER | 5) CONTROL REGISTER |
|-----------------------|----------|-------------------|---------------------|
|-----------------------|----------|-------------------|---------------------|

| TON ⁽¹⁾ | | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
|--------------------|-------------------------------|---|-------------------------|------------------------------|-----------------|----------------------|----------------|--|--|--|
| TON | | TSIDL ⁽²⁾ | — | _ | _ | _ | _ | | | |
| bit 15 | | | | | | | bit | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | U-0 | | | |
| _ | TGATE ⁽¹⁾ | TCKPS1 ⁽¹⁾ | TCKPS0 ⁽¹⁾ | _ | _ | TCS ^(1,3) | _ | | | |
| bit 7 | | | | | | | bit | | | |
| Legend: | | | | | | | | | | |
| R = Readable | hit | W = Writable | hit | = Inimpler | mented bit, rea | ad as 'O' | | | | |
| -n = Value at I | | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unkno | מעאר | | | |
| | FOR | I - DILISSEL | | | aleu | | 50011 | | | |
| bit 15 | TON: Timery | On bit ⁽¹⁾ | | | | | | | | |
| | 1 = Starts 16- | • | | | | | | | | |
| | 0 = Stops 16- | bit Timery | | | | | | | | |
| bit 14 | • | ted: Read as ' | | | | | | | | |
| bit 13 | TSIDL: Timer | y Stop in Idle M | lode bit ⁽²⁾ | | | | | | | |
| | | 1 = Discontinues module operation when device enters Idle mode | | | | | | | | |
| | | s module opera | | ode | | | | | | |
| bit 12-7 | - | ted: Read as ' | | (4) | | | | | | |
| bit 6 | | TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾ | | | | | | | | |
| | When TCS = This bit is ign | | | | | | | | | |
| | When TCS = | | | | | | | | | |
| | | <u>o.</u> le accumulatior | n is enabled | | | | | | | |
| | | e accumulation | | | | | | | | |
| bit 5-4 | TCKPS<1:0> | : Timery Input | Clock Prescal | e Select bits ⁽¹⁾ | 1 | | | | | |
| | 11 = 1:256 | | | | | | | | | |
| | 10 = 1:64 | | | | | | | | | |
| | 01 = 1:8 00 = 1:1 | | | | | | | | | |
| bit 3-2 | | ted: Read as ' | ı' | | | | | | | |
| bit 1 | - | Clock Source S | | | | | | | | |
| | | clock is from pir | | e risina edae) | | | | | | |
| | 0 = Internal c | | | c rising cage) | | | | | | |
| bit 0 | | ted: Read as ' |)' | | | | | | | |
| | | | | 1), these bits | have no effec | t on Timery operat | tion; all time | | | |
| | on 22 hit times | • | | 1) in the Time- | v Control rogi | ster (TxCON<3>), | | | | |

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all devices. See the "Pin Diagrams" section for the available pins.

15.0 HIGH-SPEED PWM

Note: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM Module" (DS70000323) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The high-speed PWM module on dsPIC33EPXXGS50X devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction
- Uninterruptible Power Supply (UPS)
- Inverters
- Battery Chargers
- Digital Lighting

15.1 Features Overview

The high-speed PWM module incorporates the following features:

- Five PWMx Generators with Two Outputs per Generator
- Two Master Time Base Modules
- Individual Time Base and Duty Cycle for Each PWM Output
- Duty Cycle, Dead Time, Phase Shift and a Frequency Resolution of 1.04 ns
- Independent Fault and Current-Limit Inputs
- Redundant Output
- True Independent Output
- Center-Aligned PWM mode
- · Output Override Control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Dual Trigger from PWMx to Analog-to-Digital Converter (ADC)
- PWMxL and PWMxH Output Pin Swapping
- Independent PWMx Frequency, Duty Cycle and Phase-Shift Changes
- Enhanced Leading-Edge Blanking (LEB) Functionality
- PWM Capture Functionality

Note: Duty cycle, dead time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

Figure 15-1 conceptualizes the PWM module in a simplified block diagram. Figure 15-2 illustrates how the module hardware is partitioned for each PWMx output pair for the Complementary PWM mode.

The PWM module contains five PWM generators. The module has up to 10 PWMx output pins: PWM1H/ PWM1L through PWM5H/PWM5L. For complementary outputs, these 10 I/O pins are grouped into high/low pairs.

15.2 Feature Description

The PWM module is designed for applications that require:

- High resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode and Push-Pull mode outputs
- · The ability to create multiphase PWM outputs

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.

Multiphase PWM is often used to improve DC/DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase shifted in time. A single PWM output, operating at 250 kHz, has a period of 4 μ s but an array of four PWM channels, staggered by 1 μ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

Variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50% and the power flow is controlled by varying the relative phase shift between the two PWM generators.

REGISTER 19-5: ADCON3L: ADC CONTROL REGISTER 3 LOW

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0, HSC | R/W-0 | R-0, HSC |
|---------|---------|---------|---------|---------|----------|---------|----------|
| REFSEL2 | REFSEL1 | REFSEL0 | SUSPEND | SUSPCIE | SUSPRDY | SHRSAMP | CNVRTCH |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0, HSC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------|------------|-----------|-----------|-----------|-----------|-----------|-----------|
| SWLCTRG | SWCTRG | CNVCHSEL5 | CNVCHSEL4 | CNVCHSEL3 | CNVCHSEL2 | CNVCHSEL1 | CNVCHSEL0 |
| bit 7 bit | | | | | | | |

| Legend: | U = Unimplemented bit, read as '0' | | | | |
|-------------------|------------------------------------|--|--------------------|--|--|
| R = Readable bit | W = Writable bit | Vritable bit HSC = Hardware Settable/Clearable bit | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 15-13 **REFSEL<2:0>:** ADC Reference Voltage Selection bits

| Value | VREFH | VREFL |
|-------|-------|-------|
| 000 | AVdd | AVss |

001-111 = Unimplemented: Do not use bit 12 SUSPEND: All ADC Cores Triggers Disable bit 1 = All new trigger events for all ADC cores are disabled 0 = All ADC cores can be triggered bit 11 SUSPCIE: Suspend All ADC Cores Common Interrupt Enable bit 1 = Common interrupt will be generated when ADC core triggers are suspended (SUSPEND bit = 1) and all previous conversions are finished (SUSPRDY bit becomes set) 0 = Common interrupt is not generated for suspend ADC cores event bit 10 SUSPRDY: All ADC Cores Suspended Flag bit 1 = All ADC cores are suspended (SUSPEND bit = 1) and have no conversions in progress 0 = ADC cores have previous conversions in progress bit 9 SHRSAMP: Shared ADC Core Sampling Direct Control bit This bit should be used with the individual channel conversion trigger controlled by the CNVRTCH bit. It connects an analog input, specified by the CNVCHSEL<5:0> bits, to the shared ADC core and allows extending the sampling time. This bit is not controlled by hardware and must be cleared before the conversion starts (setting CNVRTCH to '1'). 1 = Shared ADC core samples an analog input specified by the CNVCHSEL<5:0> bits 0 = Sampling is controlled by the shared ADC core hardware bit 8 **CNVRTCH:** Software Individual Channel Conversion Trigger bit 1 = Single trigger is generated for an analog input specified by the CNVCHSEL<5:0> bits; when the bit is set, it is automatically cleared by hardware on the next instruction cycle 0 = Next individual channel conversion trigger can be generated bit 7 SWLCTRG: Software Level-Sensitive Common Trigger bit 1 = Triggers are continuously generated for all channels with the software, level-sensitive common trigger selected as a source in the ADTRIGxL and ADTRIGxH registers 0 = No software, level-sensitive common triggers are generated SWCTRG: Software Common Trigger bit bit 6 1 = Single trigger is generated for all channels with the software, common trigger selected as a source in the ADTRIGxL and ADTRIGxH registers; when the bit is set, it is automatically cleared by hardware on the next instruction cycle 0 = Ready to generate the next software, common trigger CNVCHSEL <5:0>: Channel Number Selection for Software Individual Channel Conversion Trigger bits bit 5-0

These bits define a channel to be converted when the CNVRTCH bit is set.

REGISTER 19-34: ADFLxCON: ADC DIGITAL FILTER x CONTROL REGISTER (x = 0 or 1) (CONTINUED)

NOTES:

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles ⁽¹⁾ | Status Flags Affected |
|--------------------|----------------------|--|-----------------------------|---|---------------|-------------------------------|--------------------------|
| 48 | MOV | MOV | f,Wn | Move f to Wn | 1 | 1 | None |
| | | MOV | f | Move f to f | 1 | 1 | None |
| | | MOV | f,WREG | Move f to WREG | 1 | 1 | None |
| | | MOV | #lit16,Wn | Move 16-bit literal to Wn | 1 | 1 | None |
| | | MOV.b | #lit8,Wn | Move 8-bit literal to Wn | 1 | 1 | None |
| | | MOV | Wn,f | Move Wn to f | 1 | 1 | None |
| | | MOV | Wso,Wdo | Move Ws to Wd | 1 | 1 | None |
| | | MOV | WREG, f | Move WREG to f | 1 | 1 | None |
| | | MOV.D | Wns,Wd | Move Double from W(ns):W(ns + 1) to Wd | 1 | 2 | None |
| | | MOV.D | Ws,Wnd | Move Double from Ws to W(nd + 1):W(nd) | 1 | 2 | None |
| 19 | MOVPAG | MOVPAG | #lit10,DSRPAG | Move 10-bit literal to DSRPAG | 1 | 1 | None |
| | | MOVPAG | #lit8,TBLPAG | Move 8-bit literal to TBLPAG | 1 | 1 | None |
| | | MOVPAGW | Ws, DSRPAG | Move Ws<9:0> to DSRPAG | 1 | 1 | None |
| | | MOVPAGW | Ws, TBLPAG | Move Ws<7:0> to TBLPAG | 1 | 1 | None |
| 50 | MOVSAC | MOVSAC | Acc,Wx,Wxd,Wy,Wyd,AWB | Prefetch and store accumulator | 1 | 1 | None |
| 51 | MPY | MPY | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd | Multiply Wm by Wn to Accumulator | 1 | 1 | OA,OB,OAB SA,SB,SAB |
| | | MPY | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd | Square Wm to Accumulator | 1 | 1 | OA,OB,OAE SA,SB,SAE |
| 52 | MPY.N | MPY.N Wm*Wn, Acc, Wx, Wxd, Wy, Wyd -(Multiply Wm b | | -(Multiply Wm by Wn) to Accumulator | 1 | 1 | None |
| 53 | MSC | MSC | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd,AWB | Multiply and Subtract from Accumulator | 1 | 1 | OA,OB,OAE SA,SB,SAE |
| 5 4 MT | MUL | MUL.SS | Wb,Ws,Wnd | {Wnd + 1, Wnd} = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.SS | Wb,Ws,Acc | Accumulator = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,Ws,Wnd | {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,Ws,Acc | Accumulator = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Acc | Accumulator = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.US | Wb,Ws,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.US | Wb,Ws,Acc | Accumulator = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.UU | Wb,Ws,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.UU | Wb,#lit5,Acc | Accumulator = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU | Wb,Ws,Acc | Accumulator = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MULW.SS | Wb,Ws,Wnd | Wnd = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MULW.SU | Wb,Ws,Wnd | Wnd = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MULW.US | Wb,Ws,Wnd | Wnd = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MULW.UU | Wb,Ws,Wnd | Wnd = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Wnd | {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Wnd | Wnd = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU | Wb,#lit5,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU | Wb,#lit5,Wnd | Wnd = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL | f | W3:W2 = f * WREG | 1 | 1 | None |

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

NOTES:

| DC CHARACTERISTICS | | | $ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $ | | | | | | | |
|--------------------|-----------------------|---|---|------|------|-------|----------------------|--|--|--|
| Param No. | Symbol Characteristic | | Min. | Тур. | Max. | Units | Conditions | | | |
| Operati | Operating Voltage | | | | | | | | | |
| DC10 | Vdd | Supply Voltage | 3.0 | _ | 3.6 | V | | | | |
| DC12 | Vdr | RAM Retention Voltage ⁽²⁾ | 1.8 | | | V | -40°C | | | |
| | | | 2 | _ | | | +25°C, +85°C, +125°C | | | |
| DC16 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | _ | _ | Vss | V | | | | |
| DC17 | SVDD | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 1.0 | _ | — | V/ms | 0V-3V in 3 ms | | | |

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, PGAs and comparators) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 26-13 for the minimum and maximum BOR values.

2: This is the limit to which VDD may be lowered and the RAM contents will always be retained.

TABLE 26-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

| Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended | | | | | | | | |
|--|---|---|-----|----|--|----|--|--|
| Param No. | Symbol Characteristics Min Typ Max Units Comments | | | | | | | |
| | Cefc | External Filter Capacitor Value ⁽¹⁾ | 4.7 | 10 | | μF | Capacitor must have a low series resistance (<1 ohm) | |

Note 1: Typical VCAP Voltage = 1.8 volts when VDD \ge VDDMIN.

| AC CHA | RACTERI | STICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) | | | | | |
|--------------|---------|-------------------------------|---------------------------|--|-------|------------|--|--|--|
| | | | | | | | -40°C $\leq \mbox{ TA} \leq \mbox{ +85°C}$ for Industrial -40°C $\leq \mbox{ TA} \leq \mbox{ +125°C}$ for Extended | | |
| Param No. | Symbol | Characte | Min. | Max. | Units | Conditions | | | |
| IS10 | TLO:SCL | Clock Low Time | 100 kHz mode | 4.7 | | μS | | | |
| | | | 400 kHz mode | 1.3 | _ | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | _ | μS | | | |
| IS11 | THI:SCL | Clock High Time | 100 kHz mode | 4.0 | - | μS | Device must operate at a minimum of 1.5 MHz | | |
| | | | 400 kHz mode | 0.6 | _ | μS | Device must operate at a minimum of 10 MHz | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | _ | μS | | | |
| IS20 | TF:SCL | SDAx and SCLx | 100 kHz mode | — | 300 | ns | CB is specified to be from | | |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF | | |
| | | | 1 MHz mode ⁽¹⁾ | — | 100 | ns | | | |
| IS21 | TR:SCL | SDAx and SCLx | 100 kHz mode | — | 1000 | ns | CB is specified to be from | | |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF | | |
| | | | 1 MHz mode ⁽¹⁾ | — | 300 | ns | | | |
| IS25 | TSU:DAT | Data Input | 100 kHz mode | 250 | _ | ns | | | |
| | | Setup Time | 400 kHz mode | 100 | _ | ns | | | |
| | | | 1 MHz mode ⁽¹⁾ | 100 | | ns | | | |
| IS26 | THD:DAT | Data Input | 100 kHz mode | 0 | _ | μS | | | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 0.3 | μS | | | |
| IS30 | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4.7 | | μS | Only relevant for Repeate Start condition | | |
| | | | 400 kHz mode | 0.6 | _ | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.25 | _ | μS | | | |
| IS31 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4.0 | _ | μS | After this period, the first clock pulse is generated | | |
| | | | 400 kHz mode | 0.6 | | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.25 | _ | μS | | | |
| IS33 | Tsu:sto | Stop Condition | 100 kHz mode | 4 | _ | μS | | | |
| | | Setup Time | 400 kHz mode | 0.6 | _ | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.25 | _ | μS | | | |
| IS34 | THD:STO | Stop Condition | 100 kHz mode | 4 | _ | μS | | | |
| | | Hold Time | 400 kHz mode | 0.6 | _ | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.25 | | μS | | | |
| IS40 | TAA:SCL | Output Valid from | 100 kHz mode | 0 | 3500 | ns | | | |
| | | Clock | 400 kHz mode | 0 | 1000 | ns | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 350 | ns | | | |
| IS45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | _ | μS | Time the bus must be free | | |
| | | | 400 kHz mode | 1.3 | _ | μS | before a new transmission | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | _ | μS | can start | | |
| IS50 | Св | Bus Capacitive Lo | ading | — | 400 | pF | | | |
| IS51 | TPGD | Pulse Gobbler Del | av | 65 | 390 | ns | (Note 2) | | |

TABLE 26-40: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum Pin Capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: Typical value for this parameter is 130 ns.

3: These parameters are characterized but not tested in manufacturing.

TABLE 26-44: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

| AC CHARACTERISTICS ⁽²⁾ | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | |
|-----------------------------------|--------|-----------------|--|---------------------|------|---------------------------------------|-------------------------------|--|--|--|
| Param No. | Symbol | Characteristics | Min. | Тур. ⁽¹⁾ | Max. | Units | Conditions | | | |
| Clock Parameters | | | | | | | | | | |
| AD50 TAD ADC Clock Period | | 14.28 | | — | ns | | | | | |
| Throughput Rate | | | | | | | | | | |
| AD51 | Fтр | SH0-SH3 — — 3.2 | | 3.25 | | 70 MHz ADC clock, 12 bits, no pending | | | | |
| | | SH4 | | | 3.25 | Msps | conversion at time of trigger | | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is ensured, but not characterized.

TABLE 26-45: HIGH-SPEED ANALOG COMPARATOR MODULE SPECIFICATIONS

| AC/DC CHARACTERISTICS ⁽²⁾ | | | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | | |
|--------------------------------------|--------|---|---|----|------|----|---|--|--|
| Param No. | Symbol | Characteristic | Min. Typ. Max. Units | | | | Comments | | |
| CM10 | VIOFF | Input Offset Voltage | -35 | ±5 | +35 | mV | | | |
| CM11 | VICM | Input Common-Mode Voltage Range ⁽¹⁾ | 0 | — | AVDD | V | | | |
| CM13 | CMRR | Common-Mode Rejection Ratio | 60 | — | _ | dB | | | |
| CM14 | TRESP | Large Signal Response | _ | 15 | _ | ns | V+ input step of 100 mV while V- input is held at AVDD/2. Delay measured from analog input pin to PWMx output pin. | | |
| CM15 | VHYST | Input Hysteresis | 5 | 10 | 20 | mV | Depends on HYSSEL<1:0> | | |
| CM16 | TON | Comparator Enabled to Valid Output | _ | — | 1 | μs | | | |

Note 1: These parameters are for design guidance only and are not tested in manufacturing.

2: The comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.