

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XEI

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 19x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64gs504t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 DEVICE OVERVIEW


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXGS50X Digital Signal Controller (DSC) devices.

dsPIC33EPXXGS50X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

### FIGURE 1-1: dsPIC33EPXXGS50X FAMILY BLOCK DIAGRAM



#### 4.2.1 PROGRAM MEMORY ORGANIZATION


The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-5).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented, or decremented, by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.


## 4.2.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXGS50X family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1** "Interrupt Vector Table".



#### FIGURE 4-5: PROGRAM MEMORY ORGANIZATION



#### FIGURE 4-6: DATA MEMORY MAP FOR dsPIC33EP16GS50X DEVICES

#### **TABLE 4-3**: INTERRUPT CONTROLLER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	NVMIF	-	ADCIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	-	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	-	_	-	-	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0804	_	-	_	_	_	_	—	-	_	IC4IF	IC3IF	-	_	_	SPI2IF	SPI2EIF	0000
IFS3	0806	_	_	_	_	_	_	PSEMIF	_	_	INT4IF	_	_	_	MI2C2IF	SI2C2IF	-	0000
IFS4	0808	-	-	-	-	-	-	PSESIF	-	-	-	-	-	-	U2EIF	U1EIF	-	0000
IFS5	080A	PWM2IF	PWM1IF	_	_	_	_	_	_		_	_	_	_	-	-	-	0000
IFS6	080C	ADCAN1IF	ADCAN0IF	—	_	_	_	AC4IF	AC3IF	AC2IF		_	_	_	PWM5IF	PWM4IF	PWM3IF	0000
IFS7	080E	-	-	-	-	-	-	-	-	-	-	ADCAN7IF	ADCAN6IF	ADCAN5IF	ADCAN4IF	ADCAN3IF	ADCAN2IF	0000
IFS8	0810	JTAGIF	ICDIF	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0000
IFS9	0812	ADCAN16IF <sup>(1)</sup>	ADCAN15IF <sup>(1)</sup>	ADCAN14IF <sup>(2)</sup>	ADCAN13IF(1)	ADCAN12IF <sup>(2)</sup>	ADCAN11IF <sup>(2)</sup>	ADCAN10IF <sup>(2)</sup>	ADCAN9IF <sup>(2)</sup>	ADCAN8IF <sup>(2)</sup>	_	_	_	_	-	-	-	0000
IFS10	0814	-	I2C2BCIF	I2C1BCIF	-	-	_	-	-	_	-	-	ADCAN21IF	ADCAN20IF	ADCAN19IF	ADCAN18IF	ADCAN17IF <sup>(2)</sup>	0000
IFS11	0816	_	-	_	_	_	_	_	-	_	_	_	ADFLTR1IF	ADFLTR0IF	ADCMP1IF	ADCMP0IF	-	0000
IEC0	0820	NVMIE	-	ADCIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	-	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	-	_	_	-	INT1IE	CNIE	AC1IF	MI2C1IE	SI2C1IE	0000
IEC2	0824	_	_	_	_	_	_	_	_	_	IC4IE	IC3IE	-	_	_	SPI2IE	SPI2EIE	0000
IEC3	0826	_	_	_	_	_	_	PSEMIE	_	_	INT4IE	_	-	_	MI2C2IE	SI2C2IE	-	0000
IEC4	0828	_	_	_	-	_	_	PSESIE	-	_	_	_	-	-	U2EIE	U1EIE	-	0000
IEC5	082A	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	-	_	_	_	-	0000
IEC6	082C	ADCAN1IE	ADCAN0IE	_	_	_	_	AC4IE	AC3IE	AC2IE	_	_	-	_	PWM5IE	PWM4IE	PWM3IE	0000
IEC7	082E	_	_	_	-	_	_	_	-	_	_	ADCAN7IE	ADCAN6IE	ADCAN5IE	ADCAN4IE	ADCAN3IE	ADCAN2IE	0000
IEC8	0830	JTAGIE	ICDIE	_	_	_	_	_	_	_	_	_	-	_	_	_	-	0000
IEC9	0832	ADCAN16IE <sup>(1)</sup>	ADCAN15IE <sup>(1)</sup>	ADCAN14IE <sup>(2)</sup>	ADCAN13IE <sup>(1)</sup>	ADCAN12IE <sup>(2)</sup>	ADCAN11IE <sup>(2)</sup>	ADCAN10IE <sup>(2)</sup>	ADCAN9IE <sup>(2)</sup>	ADCAN8IE <sup>(2)</sup>	_	_	-	_	_	_	-	0000
IEC10	0834	_	I2C2BCIE	I2C1BCIE	-	_	_	_	-	_	_	_	ADCAN21IE	ADCAN20IE	ADCAN19IE	ADCAN18IE	ADCAN17IE <sup>(2)</sup>	0000
IEC11	0836	_	_	_	_	_	_	_	_	_	_	_	ADFLTR1IE	ADFLTR0IE	ADCMP1IE	ADCMP0IE	-	0000
IPC0	0840	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	-	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	0842	-	T2IP2	T2IP1	T2IP0	-	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	-	-	-	-	4440
IPC2	0844	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	-	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	_	NVMIP2	NVMIP1	NVMIP0	_	_	_	_	_	ADCIP2	ADCIP1	ADCIP0	-	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	0848	_	CNIP2	CNIP1	CNIP0	_	AC1IP2	AC1IP1	AC1IP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	-	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	_	-	_	-	_	-	-	—	_	—	-	-	-	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	084C	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	-	-	-	-	4440
IPC7	084E	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8	0850	_	-	_	-	_	_	-	-	_	SPI2IP2	SPI2IP1	SPI2IP0	-	SPI2EIP2	SPI2EIP1	SPI2EIP0	0044
IPC9	0852	_	_	_	_	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	_	_	_	0440

Legend:

Note 1:

 
 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Only available on dsPIC33EPXXGS506 devices. Only available on dsPIC33EPXXGS504/505 and dsPIC33EPXXGS506 devices.
2:

#### TABLE 4-21: NVM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	SFTSWP	P2ACTIV	RPDF	URERR	—	—	—	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A								NVMADR<	15:0>								0000
NVMADRU	072C	-	_	_	_		_	_	_				NVMAD	)R<23:16>				0000
NVMKEY	072E	-	_	_	_		_	_	_				NVMK	(EY<7:0>				0000
NVMSRCADR	0730		NVM Source Data Address Register, Lower Word (NVMSRCADR<15:0>) 00										0000					
NVMSRCADRH	0732	_	—	_	—	_	_	—	_	NVM Source Data Address Register, Upper Byte (NVMSRCADR<23:16>							0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-22: SYSTEM CONTROL REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	—	VREGSF	_	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	-	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	3040
PLLFBD	0746	-		_	_	_	_	_				PLL	DIV<8:0>					0030
OSCTUN	0748	-		_	_	_	_	_	_	_	_			TUN	<5:0>			0000
LFSR	074C	-							LFSR<14:0> 00							0000		
REFOCON	074E	ROON		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	_	_	APSTSCLR2	APSTSCLR1	APSTSCLR0	ASRCSEL	FRCSEL	—	_	_	_	_	_	2740

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLT2R7	FLT2R6	FLT2R5	FLT2R4	FLT2R3	FLT2R2	FLT2R1	FLT2R0	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLT1R7	FLT1R6	FLT1R5	FLT1R4	FLT1R3	FLT1R2	FLT1R1	FLT1R0	
bit 7							bit (	
Legend:								
R = Readable		W = Writable		•	nented bit, rea			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 7-0	10110100 = 000000001 = 00000000 = FLT1R<7:0>: 10110101 =	Input tied to RI Input tied to RI Input tied to RI Input tied to Vs Assign PWM Input tied to RI Input tied to RI	⊃180 ⊃1 SS Fault 1 (FLT1) ⊃181	to the Corresp	oonding RPn Pi	in bits		
		Input tied to RI Input tied to Ve						

### REGISTER 10-8: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

R/W-0							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT8R7	FLT8R6	FLT8R5	FLT8R4	FLT8R3	FLT8R2	FLT8R1	FLT8R0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT7R7	FLT7R6	FLT7R5	FLT7R4	FLT7R3	FLT7R2	FLT7R1	FLT7R0
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	x = Bit is unkr	nown	
bit 15-8		Assign PWM	· · ·	to the Corresp	onding RPn Pi	n bits	

### REGISTER 10-19: RPINR43: PERIPHERAL PIN SELECT INPUT REGISTER 43

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0
bit 15	·		•				bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0

bit 0
-------

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP45R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP45 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	<b>RP44R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP44 Output Pin bits (see Table 10-2 for peripheral function numbers)

#### REGISTER 10-27: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 7

bit 13-8 **RP47R<5:0>:** Peripheral Output Function is Assigned to RP47 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP46R<5:0>:** Peripheral Output Function is Assigned to RP46 Output Pin bits (see Table 10-2 for peripheral function numbers)

#### REGISTER 10-28: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

—    —    RP49R5    RP49R4    RP49R3    RP49R2    RP49R1    RP4      bit 15    U-0    U-0    R/W-0									
bit 15U-0U-0R/W-0R/W-0R/W-0R/W-0R/W-0———RP48R5RP48R4RP48R3RP48R2RP48R1RP4bit 7Legend: R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' '0' = Bit is clearedx = Bit is unknownbit 15-14Unimplemented: Read as '0' bit 13-8RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
U-0U-0R/W-0R/W-0R/W-0R/W-0R/W-0R/W-0R/W-0RP48R5RP48R4RP48R3RP48R2RP48R1RP4bit 7Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownbit 15-14Unimplemented: Read as '0'bit 13-8RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	_	—	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0	
—  —  RP48R5  RP48R4  RP48R3  RP48R2  RP48R1  RP4    bit 7    Legend:  R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'    -n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'  bit 13-8  RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	bit 15	-						bit 8	
—  —  RP48R5  RP48R4  RP48R3  RP48R2  RP48R1  RP4    bit 7    Legend:  R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'    -n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'  bit 13-8  RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)									
bit 7    Legend:    R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'    -n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'    bit 13-8  RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
Legend:    R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'    -n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'    bit 13-8  RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)		—	RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0	
R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'    -n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'    bit 13-8  RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	bit 7		•	-			•	bit 0	
R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'    -n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'    bit 13-8  RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)									
-n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown    bit 15-14  Unimplemented: Read as '0'  Image: Second Se	Legend:								
bit 15-14Unimplemented: Read as '0'bit 13-8RP49R<5:0>: Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
bit 13-8 <b>RP49R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown	
bit 13-8 <b>RP49R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 10-2 for peripheral function numbers)									
(see Table 10-2 for peripheral function numbers)	bit 15-14	Unimplemen	ted: Read as '	0'					
bit 7-6 Unimplemented: Read as '0'									
	bit 7-6 Unimplemented: Read as '0'								

bit 5-0 **RP48R<5:0>:** Peripheral Output Function is Assigned to RP48 Output Pin bits (see Table 10-2 for peripheral function numbers)

#### REGISTER 10-29: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP51R5	RP51R4	RP51R3	RP51R2	RP51R1	RP51R0
bit 15						- -	bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP50R5	RP50R4	RP50R3	RP50R2	RP50R1	RP50R0
bit 7	•			·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	)'				

bit 13-8 **RP51R<5:0>:** Peripheral Output Function is Assigned to RP51 Output Pin bits (see Table 10-2 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP50R<5:0>:** Peripheral Output Function is Assigned to RP50 Output Pin bits (see Table 10-2 for peripheral function numbers)

<b>REGISTER 12-2:</b>	TyCON: (	(TIMER3 AND TIMERS	5) CONTROL REGISTER
-----------------------	----------	--------------------	---------------------

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON <sup>(1)</sup>	_	TSIDL <sup>(2)</sup>	—		_	_	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE <sup>(1)</sup>	TCKPS1 <sup>(1)</sup>	TCKPS0 <sup>(1)</sup>	_	_	TCS <sup>(1,3)</sup>	_
bit 7							bit
Legend:							
R = Readab	le hit	W = Writable	hit		mented bit, rea	ad as 'O'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	
	IFOR	I – Dit is set			areu		JWII
bit 15	TON: Timery	On bit <sup>(1)</sup>					
	1 = Starts 16-	-bit Timery					
	0 = Stops 16-	bit Timery					
bit 14		ted: Read as '					
oit 13	TSIDL: Time	ry Stop in Idle M	lode bit <sup>(2)</sup>				
		ues module op			dle mode		
		s module opera		ode			
bit 12-7	-	ted: Read as '		(4)			
bit 6		ery Gated Time	Accumulation	Enable bit <sup>(1)</sup>			
	When TCS = This bit is ign						
	When TCS =						
		<u>o.</u> ne accumulatior	n is enabled				
		ne accumulation					
bit 5-4	TCKPS<1:0>	: Timery Input	Clock Prescal	e Select bits <sup>(1)</sup>			
	11 <b>= 1:256</b>						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
bit 3-2		ted: Read as '	ר'				
bit 1	-	Clock Source S					
		clock is from pir		e risina edae)			
	0 = Internal c						
bit 0	Unimplemen	ted: Read as '	כי				
	Vhen 32-bit opera unctions are set tl			1), these bits	have no effec	t on Timery opera	tion; all time
	When 32-bit timer	•		· · · · <del>·</del>			

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all devices. See the "Pin Diagrams" section for the available pins.

## **REGISTER 15-17: DTRx: PWMx DEAD-TIME REGISTER (x = 1 to 5)**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		DTRx<13:8>							
bit 15		·					bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			DTF	Rx<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$										
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

### **REGISTER 15-18:** ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER (x = 1 to 5)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		ALTDTRx<13:8>							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ALTD	TRx<7:0>						
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable b	it	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

### REGISTER 15-24: LEBCONX: PWMx LEADING-EDGE BLANKING (LEB) CONTROL REGISTER (x = 1 to 5)

	(X = 1	10 5)							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_			
bit 15					•		bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 BPLL		
—	— BCH <sup>(1)</sup> BCL <sup>(1)</sup> BPHH BPHL BPLH								
bit 7							bit 0		
Legend:									
R = Readat	ole bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 15		HRising Edge 1							
	•	•		Leading-Edge	•	er			
bit 14	-	I Falling Edge	-	ing edge of PW					
				e Leading-Edge	Blanking counte	er			
				lling edge of PW					
bit 13	PLR: PWMxL	. Rising Edge T	rigger Enable	bit					
				Leading-Edge E		r			
	-		-	ing edge of PW	MxL				
bit 12		Falling Edge T			Depking counts				
	•	•		Leading-Edge E Iling edge of PW	•	÷1			
bit 11	-		-	anking Enable bi					
		•		ne selected Faul					
	0 = Leading-E	Edge Blanking is	s not applied	to the selected F	ault input				
bit 10				lanking Enable I					
				ne selected curre to the selected of		4			
bit 9-6	•	ted: Read as '0		to the selected t		ul			
bit 5	•			al High Enable b	<sub>i+</sub> (1)				
DIL D				ault input signa		lected blanking	n signal is high		
				ng signal is high			g eigna ie nign		
bit 4	BCL: Blankin	g in Selected B	lanking Signa	I Low Enable bit	t(1)				
				Fault input signa	lls) when the se	elected blankin	g signal is low		
		ng when the se							
bit 3		ing in PWMxH	•	oit Fault input signa	la) when the D		a hiah		
		ng when the PV			lis) when the P		snign		
bit 2		ing in PWMxH L	•	0					
	1 = State blar	nking (of current	t-limit and/or l	Fault input signa	ls) when the P	WMxH output i	s low		
		ng when the PV							

**Note 1:** The blanking signal is selected via the BLANKSEL<3:0> bits in the AUXCONx register.

#### R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 **HRPDIS HRDDIS** \_\_\_\_ BLANKSEL3 BLANKSEL2 BLANKSEL1 **BLANKSEL0** \_ bit 15 bit 8 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CHOPSEL3 CHOPSEL2 CHOPSEL1 CHOPSEL0 CHOPHEN CHOPLEN bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 HRPDIS: High-Resolution PWMx Period Disable bit 1 = High-resolution PWMx period is disabled to reduce power consumption 0 = High-resolution PWMx period is enabled bit 14 HRDDIS: High-Resolution PWMx Duty Cycle Disable bit 1 = High-resolution PWMx duty cycle is disabled to reduce power consumption 0 = High-resolution PWMx duty cycle is enabled bit 13-12 Unimplemented: Read as '0' bit 11-8 BLANKSEL<3:0>: PWMx State Blank Source Select bits The selected state blank signal will block the current-limit and/or Fault input signals (if enabled via the BCH and BCL bits in the LEBCONx register). 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM5H is selected as the state blank source 0100 = PWM4H is selected as the state blank source 0011 = PWM3H is selected as the state blank source 0010 = PWM2H is selected as the state blank source 0001 = PWM1H is selected as the state blank source 0000 = No state blanking bit 7-6 Unimplemented: Read as '0' bit 5-2 CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (chop) the selected PWMx outputs. 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM5H is selected as the chop clock source 0100 = PWM4H is selected as the chop clock source 0011 = PWM3H is selected as the chop clock source 0010 = PWM2H is selected as the chop clock source 0001 = PWM1H is selected as the chop clock source 0000 = Chop clock generator is selected as the chop clock source bit 1 **CHOPHEN:** PWMxH Output Chopping Enable bit 1 = PWMxH chopping function is enabled 0 = PWMxH chopping function is disabled bit 0 CHOPLEN: PWMxL Output Chopping Enable bit 1 = PWMxL chopping function is enabled 0 = PWMxL chopping function is disabled

**REGISTER 15-26:** AUXCONx: PWMx AUXILIARY CONTROL REGISTER (x = 1 to 5)

# 18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family of devices contains two UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXGS50X device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UARTx module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps in 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps in 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit Mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UARTx Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA<sup>®</sup> Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support


A simplified block diagram of the UARTx module is shown in Figure 18-1. The UARTx module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

### FIGURE 18-1: UARTX SIMPLIFIED BLOCK DIAGRAM







# 22.0 CONSTANT-CURRENT SOURCE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The constant-current source module is a precision current generator and is used in conjunction with the ADC module to measure the resistance of external resistors connected to device pins.

# 22.1 Features Overview

The constant-current source module offers the following major features:


- Constant-Current Generator (10 µA nominal)
- Internal Selectable Connection to One of Four Pins
- Enable/Disable Bit

## 22.2 Module Description

Figure 22-1 shows a functional block diagram of the constant-current source module. It consists of a precision current generator with a nominal value of 10  $\mu$ A. The module can be enabled and disabled using the ISRCEN bit in the ISRCCON register. The output of the current generator is internally connected to a device pin. The dsPIC33EPXXGS50X family can have up to 4 selectable current source pins. The OUTSEL<2:0> bits in the ISRCCON register allow selection of the target pin.

The current source is calibrated during testing.

### FIGURE 22-1: CONSTANT-CURRENT SOURCE MODULE BLOCK DIAGRAM



### 25.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


# 25.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad and Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimensio	n Limits	MIN	NOM	MAX		
Number of Terminals	N		28			
Pitch	е		0.65 BSC			
Overall Height	Α	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3		0.127 REF			
Overall Width	E		6.00 BSC			
Exposed Pad Width	E2	4.55	4.65	4.75		
Overall Length	D		6.00 BSC			
Exposed Pad Length	D2	4.55	4.65	4.75		
Exposed Pad Corner Chamfer	Р	-	0.35	-		
Terminal Width	b	0.25	0.30	0.35		
Corner Anchor Pad	b1	0.35	0.40	0.43		
Corner Pad, Metal Free Zone	b2	0.15	0.20	0.25		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-385B Sheet 2 of 2

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### **RECOMMENDED LAND PATTERN**

	Units					
Dimension	MIN	NOM	MAX			
Contact Pitch	E		0.80 BSC			
Contact Pad Spacing	C1		11.40			
Contact Pad Spacing	C2		11.40			
Contact Pad Width (X44)	X1			0.55		
Contact Pad Length (X44)	Y1			1.50		
Distance Between Pads	G	0.25				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

# 64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**DETAIL 1** 

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Leads	Ν		64		
Lead Pitch	е		0.50 BSC		
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	¢	0°	3.5°	7°	
Overall Width	Е		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2