

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 11x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QIPE (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f5jc8au-qip-e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8 (P0n)

1 (XT1)

1 (RES)

2 (CF1, CF2)

6 (VSS1 to 3, VDD1 to 3)

■Minimum Instruction Cycle Time

- 250ns (12MHz) V_{DD}=3.0 to 5.5V
- 375ns (8MHz) V_{DD}=2.5 to 5.5V
- 1.5µs (2MHz) V_{DD}=2.2 to 5.5V
- ■Ports
 - Normal withstand voltage I/O ports Ports whose I/O direction can be designated in 1-bit units

46 (P1n, P2n, P70 to P73, P80 to P86, PBn, PCn, PWM2, PWM3, XT2)

- Ports whose I/O direction can be designated in 4-bit units
- Normal withstand voltage input port
- Dedicated oscillator ports
- Reset pins
- Power pins

■Timers

• Timer 0: 16-bit timer/counter with two capture registers.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) \times 2-channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter

- (with two 8-bit capture registers)
- Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
- Mode 3: 16-bit counter (with two 16-bit capture registers)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler \times 2-channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8-bits)
 - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8-bits can be used as PWM)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 8: 16-bit timer
 - Mode 0: 8-bit timer with an 8-bit prescaler ×2-channels
 - Mode 1: 16-bit timer with an 8-bit prescaler
- * Timer 8 is not supported in this version of Emulator. Please use on-chip-debugger for debugging when developing software.
- Base Timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes

■High-speed Clock Counter

- 1. Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2. Can generate output real-time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit(2-bit in continuous data transmission)
- Built-in baudrate generator

■AD Converter: 8-bit × 11-channels

■PWM: Multifrequency 12-bit PWM × 2-channels

Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)

• Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

Clock Output Function

1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.

2) Able to output oscillation clock of sub clock.

■Interrupts

- 26 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/T8L/T8H
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM2, PWM3

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

• IFLG (list of interrupt source flag function)

3) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the diagram above).

■Subroutine Stack Levels: 2048 levels (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

- 16-bits \times 8-bits (5 tCYC execution time)
- 24-bits \times 16-bits (12 tCYC execution time)
- 16-bits ÷ 8-bits (8 tCYC execution time)
- 24-bits ÷ 16-bits (12 tCYC execution time)

■Flash ROM Programming Boards


Package	Programming boards
QIP64E (14×14)	W87F50256Q
TQFP64J (10×10)	W87F57256SQ
TQFP64J (7×7)	W87F58256TQ7

Flash ROM Programmer


Maker		Model	Supported version (Note)	Device
Flash Support Group, Inc.	Single	AF9708/AF9709/	After 02.40	LC87F5JC8A FAST
(Formerly Ando Electric		AF9709B		
Co., Ltd.)	Gang	AF9723 (Main body)	After 02.04	
		AF9833 (Unit)	After 01.84	
Our company	SKK (San	yo FWS)	After 1.02C (Install CD)	LC87F5JC8A

Note: Please check the latest version.

Pin Assignment



System Block Diagram



Pin Description

Pin Name	I/O			De	scription			Option			
V _{SS} 1	-	-Power supply p	vin					No			
V _{SS} 2											
V _{SS} 3											
V _{DD} 1	-	+Power supply	oin					No			
V _{DD} 2											
V _{DD} 3											
Port 0	I/O	• 8-bit I/O port	8-bit I/O port								
P00 to P07		 I/O specifiable 	in 4-bit units					Yes			
P00 10 P07		-		d on and off in 4-	bit units						
		HOLD reset in			bit diffici.						
		Port 0 interrup									
		Shared pins	input								
			itnut (system cl	ock/can selected	from sub clock)						
		P06 : Timer 6			nom sub clocky						
		P07 : Timer 7									
Port 1	I/O	8-bit I/O port						Yes			
	1/0	 I/O specifiable 	in 1 bit unite					165			
P10 to P17				d on and off in 1-	hit unite						
		Pin functions	is can be turne		bit units.						
		P10 : SIO0 dat									
		P11 : SIO0 dat	•								
		P12 : SIO0 clo									
		P13 : SIO1 dat	•								
		P14 : SIO1 dat	-								
		P15 : SIO1 clo									
		P16 : Timer 1F	•								
			WMH output/b	eeper output							
Port 2	I/O	8-bit I/O port						Yes			
P20 to P27		I/O specifiable									
			rs can be turne	d on and off in 1-	bit units.						
		Pin functions									
		P20 : UART tr									
		P21 : UART re									
			•	•	er 1 event input/ti	mer 0L capture i	nput/timer				
			H capture input								
			-	-	er 1 event input/ti	mer 0L capture i	nput/timer				
			H capture inpu								
			ut/timer 0L cap	-							
			ut/timer 0H cap	oture 1 input							
		Interrupt acknow	vledge type		T	1					
			Rising	Falling	Rising &	H level	L level				
			anglele	anabla	Falling	diaster	diaatta				
		INT4	enable	enable	enable	disable	disable				
		INT5	enable	enable	enable	disable	disable				
		INT6	enable	enable	enable	disable	disable				
	1	INT7	enable	enable	enable	disable	disable				

Continued on next page.

LC87F5JC8A

Pin Name	I/O			Dese	cription			Option	
Port 7	I/O	4-bit I/O port							
P70 to P73		 I/O specifiable in 1-bit units 						No	
17010175				d on and off in 1-b	oit units.				
		Shared pins							
		P70 : INT0 in	put/HOLD reset	input/timer 0L cap	ture input/watcho	dog timer outpu	t		
		P70 : INT0 input/HOLD reset input/timer 0L capture input/watchdog timer output P71 : INT1 input/HOLD reset input/timer 0H capture input							
			-	input/timer 0 ever	-	apture input/Hi	gh speed clock		
		counte	r input						
		P73 : INT3 input (with noise filter)/timer 0 event input/timer 0H capture input AD converter input port : AN8 (P70), AN9 (P71)							
		Interrupt acknowledge type							
			5		Rising &				
			Rising	Falling	Falling	H level	L level		
		INT0	enable	enable	disable	enable	enable		
		INT1	enable	enable	disable	enable	enable		
		INT2	enable	enable	enable	disable	disable		
		INT3	enable	enable	enable	disable	disable		
Port 8	I/O	• 7-bit I/O port						No	
P80 to P86		I/O specifiable in 1-bit units							
		Shared pins							
		AD converter	r input : port: AN	0 (P80) to AN6 (P	86)				
PWM2	I/O	• PWM2 and P	WM3 output por	ts				No	
PWM3		General-purp	ose I/O available	9					
Port B	I/O	• 8-bit I/O port						Yes	
PB0 to PB7		 I/O specifiabl 	e in 1-bit units						
		Pull-up resist	ors can be turne	d on and off in 1-b	oit units.				
Port C	I/O	8-bit I/O port						Yes	
PC0 to PC7		 I/O specifiabl 	e in 1-bit units						
		Pull-up resistors can be turned on and off in 1-bit units.							
		 Shared pins 							
		On-chip debu	igger pins : DBG	P0 to DBGP2 (PC	C5 to PC7)				
RES	Input	Reset pin						No	
XT1	Input	• 32.768kHz cr	ystal oscillator ir	iput pin				No	
		 Shared pins 							
		General-purp	ose input port						
			input port : AN1						
		Must be conne	ected to V _{DD} 1 if	not to be used.					
XT2	I/O	• 32.768kHz cr	ystal oscillator o	utput pin				No	
		Shared pins							
		General-purp	ose I/O port						
		AD converter	input port : AN1	1					
		Must be set for	r oscillation and l	kept open if not to	be used.				
CF1	Input	Ceramic reson	ator input pin					No	
CF2	Output	Ceramic reson	ator output pin					No	


Port Output Configuration

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-Up Resistor
P00 to P07		1	CMOS	Programmable (Note 1)
	1-bit	2	Nch-open drain	No
P10 to P17		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
P20 to P27		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P86	-	No	Nch-open drain	No
PWM2, PWM3	-	No	CMOS	No
PB0 to PB7		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
PC0 to PC7		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
XT1	-	No	Input for 32.768kHz crystal oscillator (Input only)	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note 1 : Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

*1 : Connect the IC as shown below to minimize the noise input to the V_{DD}1 pin. Be sure to electrically short the V_{SS}1, V_{SS}2, and V_{SS}3 pins.



*2: The internal memory is sustained by V_{DD}1. If none of V_{DD}2 and V_{DD}3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

	Deremeter	Symbol	Din/Romarka	Conditions			Spee	cification	
	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	iximum supply tage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		+6.5	
Input/output voltage V		V _I (1)	XT1, CF1			-0.3		V _{DD} +0.3	
		VIO(1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C PWM2, PWM3, XT2			-0.3		V _{DD} +0.3	V
	Peak output current	IOPH(1)	Ports 0, 1, 2 Ports B, C	CMOS output select Per 1 applicable pin		-10			
		IOPH(2)	PWM2, PWM3	Per 1 applicable pin		-20			
		IOPH(3)	P71 to P73	Per 1 applicable pin		-5			
11	Mean output current	IOMH(1)	Ports 0, 1, 2 Ports B, C	CMOS output select Per 1 applicable pin		-7.5			
alir	(Note 1-1)	IOMH(2)	PWM2, PWM3	Per 1 applicable pin		-15			
חוכו		IOMH(3)	P71 to P73	Per 1 applicable pin		-3			
nup	Total output	ΣIOAH(1)	P71 to P73	Total of all applicable pins	1	-10			
High level output current	current	ΣIOAH(2)	Port 1 PWM2, PWM3	Total of all applicable pins		-25			
HIGI		ΣIOAH(3)	Ports 0, 2	Total of all applicable pins		-25			
		ΣIOAH(4)	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins		-45			
		ΣIOAH(5)	Port B	Total of all applicable pins		-25			
		ΣIOAH(6)	Port C	Total of all applicable pins		-25			
		ΣIOAH(7)	Ports B, C	Total of all applicable pins		-45			
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 Ports B, C PWM2, PWM3	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	mA
		IOPL(3)	Ports 7, 8 XT2	Per 1 applicable pin				10	ШA
Jt	Mean output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 Ports B, C PWM2, PWM3	Per 1 applicable pin				15	
urrei		IOML(2)	P00, P01	Per 1 applicable pin				20	
utput c		IOML(3)	Ports 7, 8 XT2	Per 1 applicable pin				7.5	
Low level output current	Total output current	ΣIOAL(1)	Port 7 P83 to P86, XT2	Total of all applicable pins				15	
Low		ΣIOAL(2)	P80 to P82	Total of all applicable pins				15	
		ΣIOAL(3)	Ports 7, 8 XT2	Total of all applicable pins				20	
		ΣIOAL(4)	Port 1 PWM2, PWM3	Total of all applicable pins				45	
		ΣIOAL(5)	Ports 0, 2	Total of all applicable pins				45	
		ΣIOAL(6)	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins				80	
		ΣIOAL(7)	Port B	Total of all applicable pins				45	
		ΣIOAL(8)	Port C	Total of all applicable pins				45	
		ΣIOAL(9)	Ports B, C	Total of all applicable pins				80	

Note 1-1: The mean output current is a mean value measured over 100ms.

Continued on next page.

Parameter	O: make al	Symbol Pin/Remarks Conditions			Spec	cification		
	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit
Power dissipation	Pd max	QIP64E (14×14)	Ta= -20 to +70°C				377	
		TQFP64J (10×10)					246	mW
		TQFP64J (7×7)					164	
Operating ambient temperature	Topr				-20		+70	
Storage ambient temperature	Tstg				-55		+125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LC87F5JC8A

Paramotor						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0.245µs ≤ tCYC ≤ 200µs		3.0		5.5	
supply voltage			0.367µs ≤ tCYC ≤ 200µs		2.5		5.5	
(Note 2-1)			$1.47\mu s \le tCYC \le 200\mu s$		2.2		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	∨ _{IH} (1)	Ports 1, 2 P71 to P73 P70 port input /interrupt side		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0, 8, B, C PWM2, PWM3		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	Port 70 watchdog timer side		2.2 to 5.5	0.9V _{DD}		V _{DD}	v
	V _{IH} (4)	XT1, XT2, CF1 RES		2.2 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2 P71 to P73		4.0 to 5.5	VSS		0.1V _{DD} +0.4	
		P70 port input /interrupt side		2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0, 8, B, C PWM2, PWM3		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
				2.2 to 4.0	VSS		0.2V _{DD}	
	V _{IL} (3)	Port 70 watchdog timer side		2.2 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	∨ _{IL} (4)	XT1, XT2, CF1 RES		2.2 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			3.0 to 5.5	0.245		200	
time				2.5 to 5.5	0.367		200	μs
(Note 2-2)				2.2 to 5.5	1.47		200	
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency	3.0 to 5.5	0.1		12	
			division ratio=1/1 • External system clock duty	2.5 to 5.5	0.1		8	
			=50 ± 5%	2.2 to 5.5	0.1		2	MHz
			CF2 pin open System clock frequency	3.0 to 5.5	0.2		24.4	
			division ratio=1/2	2.5 to 5.5	0.2		16	
				2.2 to 5.5	0.2		4	
Oscillation frequency range	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
(Note 2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		4		MHz
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation	2.2 to 5.5		16		
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.2 to 5.5		32.768		kHz

Recommended Operating Range / $Ta = -20^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

LC87F5JC8A

Parameter	Symbol	Pin/Remarks	Conditions			Specifi	cation	
Falameter	Symbol	FIN/Remarks	Conditions	V _{DD} [V]	min	typ	max	uni
High level input current	I _{IH} (1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.2 to 5.5			1	
	I _{IH} (2)	XT1, XT2	For input port specification VIN=VDD	2.2 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.2 to 5.5			15	
Low level input current	l _I L(1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.2 to 5.5	-1			μΑ
	I _{IL} (2)	XT1, XT2	For input port specification VIN=VSS	2.2 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.2 to 5.5	-15			
High level output voltage	V _{OH} (1)	Ports 0, 1, 2	I _{OH} = -1mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (2)	Ports B, C	I _{OH} = -0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} = -0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	P71 to P73	I _{OH} = -0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)		I _{OH} = -0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	PWM2, PWM3	I _{OH} = -10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (7)		I _{OH} = -1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (8)		I _{OH} = -1mA	2.2 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2	I _{OL} =10mA	4.5 to 5.5			1.5	V
voltage	V _{OL} (2)	Ports B, C	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)	PWM2, PWM3	I _{OL} =1mA	2.2 to 5.5			0.4	
	V _{OL} (4)	Ports 7, 8	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (5)	XT2	I _{OL} =1mA	2.2 to 5.5			0.4	
	V _{OL} (6)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	
	V _{OL} (7)		I _{OL} =5mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =2.5mA	2.2 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 7	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Ports B, C		2.2 to 5.5	18	50	150	k
Hysteresis voltage	VHYS	RES Ports 1, 2, 7		2.2 to 5.5		0.1 V _{DD}		V
Pin capacitance	CP	All pins	For pins other than that under test: VIN=VSS f=1MHz	2.2 to 5.5		10		pF

Ta=25°C

Serial I/O Characteristics at Ta=-20 to $+70^{\circ}$ C, $V_{SS}1=V_{SS}2=V_{SS}3=0$ V 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	-)	Querra ha a l	Dire (Die erste erste e	Quanditiana		Specification					
	F	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit		
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2					
	ck	Low level pulse width	tSCKL(1)				1					
	Input clock	High level pulse width	tSCKH(1)			2.2 to 5.5	1			tCYC		
Serial clock	I		tSCKHA(1)		 Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2) 		4					
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected See Fig. 6.		4/3					
	Output clock	Low level pulse width	tSCKL(2)			1/2			tSCK			
		High level pulse width	tSCKH(2)			2.2 to 5.5		1/2		ISCK		
			tSCKHA(2)		 Continuous data transmission/reception mode CMOS output selected See Fig. 6. 		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC		
Serial input	Da	Data setup time tsDl(1) Data hold time thDl(1)		SB0(P11), SI0(P11)	 Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	0.045 5 5	0.03					
Serial	Da			me thDI(1)		2.2 to 5.5	0.03					
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05			
output	Input clock	tdD0(2)			Synchronous 8-bit mode (Note 4-1-3)				1tCYC +0.05	μs		
Serial output	Output clock		TdD0(3)		(Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.05			

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		D	O maked	Dia /Derseelue	Quanditiana	_		Specifi	cation	
	ł	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	X	Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			
Serial clock	<u>I</u>	High level	tSCKH(3)				1			tCYC
	ş	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.2 to 5.5		1/2		1001
	no	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	Da	Data setup time tsDI(2)		SB1(P14), SI1(P14)			0.03			
Serial	Data hold time thDI(2)		thDI(2)			2.2 to 5.5	0.03			
Serial output	Οι	utput delay time	tdD0(4)	SO1(P13), SB1(P14)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6. 	2.2 to 5.5			(1/3)tCYC +0.05	μs

 • See Fig. 6.

 Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

LC87F5JC8A

Pulse Input Conditions / $Ta = -20^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Demonster	O week at	Dia /Damanlua	Que ditions		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27), INT6(P20), INT7(P24)	 Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled. 	2.2 to 5.5	1			
	tPIH(2) INT3(P73) when tPIL(2) noise filter time constant is 1/1		Interrupt source flag can be set.Event inputs for timer 0 are enabled.	2.2 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set.Event inputs for timer 0 are enabled.	2.2 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set.Event inputs for timer 0 are enabled.	2.2 to 5.5	256			
	tPIL(5)	RES	Resetting is enabled.	2.2 to 5.5	200			μs

AD Converter Characteristics / Ta = -20°C to +70°C, V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V

Parameter	Cumhal	Pin/Remarks	Conditions		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	Ν	AN0(P80) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN8(P70),					±1.5	LSB
Conversion time	AN10	AN9(P71), AN10(XT1), AN11(XT2)	AD conversion time=32 × tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.49μs)		97.92 (tCYC= 3.06μs)	
				3.0 to 5.5	23.52 (tCYC= 0.735μs)		97.92 (tCYC= 3.06μs)	
			AD conversion time=64 × tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC= 0.294μs)		97.92 (tCYC= 1.53μs)	μs
				3.0 to 5.5	47.04 (tCYC= 0.735μs)		97.92 (tCYC= 1.53μs)	
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	
input current	IAINL]	VAIN=V _{SS}	3.0 to 5.5	-1			μA

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital value corresponding to the analog input value is loaded in the required register.

F-ROM Programming Characteristics / $Ta = +10^{\circ}C$ to $+55^{\circ}C$	Ζ,	$V_{SS1} = V$	$V_{SS}2 = V$	$V_{SS}3 = 0V$
----------------------------------------------------------------------------------	----	---------------	---------------	----------------


Deremeter	Symbol	Dia /Dersedue	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V _{DD} 1	128 byte programmingErasing current included	3.0 to 5.5		25	40	mA	
Programming time	tFW(1)		 128 byte programming Erasing current included Time for setting up 128 byte data is excluded. 	3.0 to 5.5		22.5	45	ms	

UART (Full Duplex) Operating Conditions / $Ta = -20^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


	Devenuetor	Descentes Ourskal Dis /Descentes Ourskiller		Quaditiana		Specification				
	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
	Transfer rate	UBR	UTX(P20),		2.2 to 5.5	16/3		8192/3	tCYC	
			URX(P21)							

Data length:7/8/9 bits (LSB first)Stop bits:1-bitParity bits:None

*Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



*Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Nominal Frequency	Vendor	Oscillator Name		Circuit	Constant		Operating Voltage		lation tion Time	Remarks
	Name		C1 [pF]	C2 [pF]	Rf [Ω]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]	
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	1M	680	3.0 to 5.5	0.1	0.5	Internal C1, C2
8MHz	MURATA	CSTCE8M00G52-R0	(10)	(10)	1M	680	2.5 to 5.5	0.1	0.5	Internal C1, C2
4MHz	MURATA	CSTCR4M00G53-R0	(15)	(15)	1M	2.2k	2.2 to 5.5	0.2	0.6	Internal C1, C2

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Cl	laracteristics	s of a Sample Subs	ystem C.	IOCK OS	cinator C	Jucunt	with a Crysu		Л		
Nominal Frequency	Vendor Name	l Vendor			Circuit (Constant		Operating Voltage		lation tion Time	D I.
		Oscillator Name	C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	SEIKO EPSON	MC-306	18	18	Open	560k	2.2 to 5.5	1.4	3.0	Applicable CL value = 12.5pF	

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note : The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilizing Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note :

Determine the value of C_{RES} and R_{RES} so that the reset signal is present for a period of 200 μ s after the supply voltage goes beyond the lower limit of the IC's operating voltage.






Figure 6 Serial I/O Output Waveforms




Figure 7 Pulse Input Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal