



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	CPU32
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	18
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	7.5K x 8
Voltage - Supply (Vcc/Vdd)	4.75V ~ 5.25V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-QFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68336gvab20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



TABLE OF CONTENTS (Continued)

Paragr	aph Title	Page
13.4.2 13.4.3 13.4.3. 13.4.4 13.4.5 13.5 13.5.1 13.5.2 13.5.3 13.5.3.	Error Counters	13-8 13-9 13-10 13-11 13-11 13-11 13-12
13.5.3.2 13.5.4 13.5.4.2 13.5.5 13.5.6 13.6 13.6.1 13.6.2 13.6.3 13.7	Receive Process Receive Message Buffer Deactivation	13-13 13-14 13-15 13-15 13-16 13-16 13-17 13-18
	APPENDIX A ELECTRICAL CHARACTERISTICS	
	APPENDIX B MECHANICAL DATA AND ORDERING INFORMAT	ΓΙΟΝ
B.1 B.2	Obtaining Updated MC68336/376 Mechanical Information Ordering Information	
	APPENDIX C DEVELOPMENT SUPPORT	
C.1 C.2	M68MMDS1632 Modular Development System	
	APPENDIX D REGISTER SUMMARY	
D.1 D.1.1 D.1.2 D.2 D.2.1	Central Processor Unit CPU32 Register Model Status Register System Integration Module SIM Configuration Register System Integration Test Register	D-2 D-3 D-5 D-6



3.5 Signal Descriptions

The following tables define the MC68336/376 signals. **Table 3-4** shows signal origin, type, and active state. **Table 3-5** describes signal functions. Both tables are sorted alphabetically by mnemonic. MCU pins often have multiple functions. More than one description can apply to a pin.

Table 3-4 MC68336/376 Signal Characteristics

Signal Name	MCU Module	Signal Type	Active State
ADDR[23:0]	SIM	Bus	_
AN[59:48]/[3:0]	QADC	Input	_
AN[w, x, y, z]	QADC	Input	_
ĀS	SIM	Output	0
AVEC	SIM	Input	0
BERR	SIM	Input	0
BG	SIM	Output	0
BGACK	SIM	Input	0
BKPT	CPU32	Input	0
BR	SIM	Input	0
CLKOUT	SIM	Output	_
CANRX0 (MC68376 Only)	TouCAN	Input	_
CANTX0 (MC68376 Only)	TouCAN	Output	_
CS[10:0]	SIM	Output	0
CSBOOT	SIM	Output	0
CPWM[8:5]	CTM4	Output	_
CTD[10:9]/[4:3]	CTM4	Input/Output	_
CTM2C	CTM4	Input	_
DATA[15:0]	SIM	Bus	_
DS	SIM	Output	0
DSACK[1:0]	SIM	Input	0
DSCLK	CPU32	Input	Serial Clock
DSI	CPU32	Input	Serial Data
DSO	CPU32	Output	Serial Data
ECLK	SIM	Output	_
ETRIG[2:1]	QADC	Input	_
EXTAL	SIM	Input	_
FC[2:0]	SIM	Output	_
FREEZE	SIM	Output	1
HALT	SIM	Input/Output	0
ĪFETCH	CPU32	Output	0
ĪPIPE	CPU32	Output	0
ĪRQ[7:1]	SIM	Input	0
MA[2:0]	QADC	Output	1
MISO	QSM	Input/Output	_
MODCLK	SIM	Input	
MOSI	QSM	Input/Output	
PC[6:0]	SIM	Output	
PCS[3:0]	QSM	Input/Output	_
PE[7:0]	SIM	Input/Output	
PF[7:0]	SIM	Input/Output	_



Table 3-5 MC68336/376 Signal Functions (Continued)

Mnemonic	Signal Name	Function
PQA[7:0]	QADC Port A	QADC port A digital input/output port signals
PQB[7:0]	QADC Port B	QADC port B digital input port signals
PQS[7:0]	Port QS	QSM digital input/output port signals
QUOT	Quotient Out	Provides the quotient bit of the polynomial divider (test mode only)
R/W	Read/Write	Indicates the direction of data transfer on the bus
RESET	Reset	System reset
RMC	Read-Modify-Write Cycle	Indicates an indivisible read-modify-write instruction
RXD	SCI Receive Data	Serial input to the SCI
SCK	QSPI Serial Clock	Clock output from QSPI in master mode; clock input to QSPI in slave mode
SIZ[1:0]	Size	Indicates the number of bytes remaining to be transferred during a bus cycle
SS	Slave Select	Starts serial transmission when QSPI is in slave mode; chip-select in master mode
T2CLK	TPU Clock	TPU clock input
TPUCH[15:0]	TPU I/O Channels	Bidirectional TPU channels
TSC	Three-State Control	Places all output drivers in a high impedance state
TSTME	Test Mode Enable	Hardware enable for SIM test mode
TXD	SCI Transmit Data	Serial output from the SCI
XFC	External Filter Capacitor	Connection for external phase-locked loop filter capacitor



Table 4-2 Instruction Set Summary (Continued)

TBLSN/TBLUN	<ea>, Dn Dym : Dyn, Dn</ea>	8, 16, 32					
TRAP	TRAP # <data></data>		$\begin{array}{l} SSP - 2 \Rightarrow SSP; format/vector \; offset \Rightarrow (SSP); \\ SSP - 4 \Rightarrow SSP; \; PC \Rightarrow (SSP); \; SR \Rightarrow (SSP); \\ vector \; address \Rightarrow PC \end{array}$				
TRAPcc	none # <data></data>	none 16, 32	If cc true, then TRAP exception				
TRAPV	TRAPV none none TST <ea> 8, 16, 32</ea>		If V set, then overflow TRAP exception				
TST			Source – 0, to set condition codes				
UNLK	An	32	$An \Rightarrow SP$; $(SP) \Rightarrow An$, $SP + 4 \Rightarrow SP$				

NOTES:

4.8.1 M68000 Family Compatibility

It is the philosophy of the M68000 family that all user-mode programs can execute unchanged on future derivatives of the M68000 family, and supervisor-mode programs and exception handlers should require only minimal alteration.

The CPU32 can be thought of as an intermediate member of the M68000 Family. Object code from an MC68000 or MC68010 may be executed on the CPU32. Many of the instruction and addressing mode extensions of the MC68020 are also supported. Refer to the *CPU32 Reference Manual* (CPU32RM/AD) for a detailed comparison of the CPU32 and MC68020 instruction set.

4.8.2 Special Control Instructions

Low-power stop (LPSTOP) and table lookup and interpolate (TBL) instructions have been added to the MC68000 instruction set for use in controller applications.

4.8.2.1 Low-Power Stop (LPSTOP)

In applications where power consumption is a consideration, the CPU32 forces the device into a low-power standby mode when immediate processing is not required. The low-power stop mode is entered by executing the LPSTOP instruction. The processor remains in this mode until a user-specified (or higher) interrupt level or reset occurs.

4.8.2.2 Table Lookup and Interpolate (TBL)

To maximize throughput for real-time applications, reference data is often precalculated and stored in memory for quick access. Storage of many data points can require an inordinate amount of memory. The table lookup instruction requires that only a sample of data points be stored, reducing memory requirements. The TBL instruction recovers intermediate values using linear interpolation. Results can be rounded with a round-to-nearest algorithm.

^{1.} Privileged instruction.



Bus cycles terminated by DSACK assertion normally require a minimum of three CLK-OUT cycles. To support systems that use CLKOUT to generate DSACK and other inputs, asynchronous input setup time and asynchronous input hold times are specified. When these specifications are met, the MCU is guaranteed to recognize the appropriate signal on a specific edge of the CLKOUT signal.

For a read cycle, when assertion of \overline{DSACK} is recognized on a particular falling edge of the clock, valid data is latched into the MCU on the next falling clock edge, provided that the data meets the data setup time. In this case, the parameter for asynchronous operation can be ignored.

When a system asserts $\overline{\text{DSACK}}$ for the required window around the falling edge of S2 and obeys the bus protocol by maintaining $\overline{\text{DSACK}}$ and $\overline{\text{BERR}}$ or $\overline{\text{HALT}}$ until and throughout the clock edge that negates $\overline{\text{AS}}$ (with the appropriate asynchronous input hold time), no wait states are inserted. The bus cycle runs at the maximum speed of three clocks per cycle.

To ensure proper operation in a system synchronized to CLKOUT, when either BERR or BERR and HALT is asserted after DSACK, BERR (or BERR and HALT) assertion must satisfy the appropriate data-in setup and hold times before the falling edge of the clock cycle after DSACK is recognized.

5.6.2 Regular Bus Cycles

The following paragraphs contain a discussion of cycles that use external bus control logic. Refer to **5.6.3 Fast Termination Cycles** for information about fast termination cycles.

To initiate a transfer, the MCU asserts an address and the SIZ[1:0] signals. The SIZ signals and ADDR0 are externally decoded to select the active portion of the data bus. Refer to **5.5.2 Dynamic Bus Sizing**. When \overline{AS} , \overline{DS} , and R/\overline{W} are valid, a peripheral device either places data on the bus (read cycle) or latches data from the bus (write cycle), then asserts a $\overline{DSACK[1:0]}$ combination that indicates port size.

The DSACK[1:0] signals can be asserted before the data from a peripheral device is valid on a read cycle. To ensure valid data is latched into the MCU, a maximum period between DSACK assertion and DS assertion is specified.

There is no specified maximum for the period between the assertion of \overline{AS} and \overline{DSACK} . Although the MCU can transfer data in a minimum of three clock cycles when the cycle is terminated with \overline{DSACK} , the MCU inserts wait cycles in clock period increments until either \overline{DSACK} signal goes low.



The internal pointer is initialized to the same value as NEWQP. During normal operation, the command pointed to by the internal pointer is executed, the value in the internal pointer is copied into CPTQP, the internal pointer is incremented, and then the sequence repeats. Execution continues at the internal pointer address unless the NEWQP value is changed. After each command is executed, ENDQP and CPTQP are compared. When a match occurs, the SPIF flag is set and the QSPI stops and clears SPE, unless wrap-around mode is enabled.

At reset, NEWQP is initialized to \$0. When the QSPI is enabled, execution begins at queue address \$0 unless another value has been written into NEWQP. ENDQP is initialized to \$0 at reset, but should be changed to show the last queue entry before the QSPI is enabled. NEWQP and ENDQP can be written at any time. When NEWQP changes, the internal pointer value also changes. However, if NEWQP is written while a transfer is in progress, the transfer is completed normally. Leaving NEWQP and ENDQP set to \$0 transfers only the data in transmit RAM location \$0.

9.3.5 QSPI Operating Modes

The QSPI operates in either master or slave mode. Master mode is used when the MCU initiates data transfers. Slave mode is used when an external device initiates transfers. Switching between these modes is controlled by MSTR in SPCR0. Before entering either mode, appropriate QSM and QSPI registers must be initialized properly.

In master mode, the QSPI executes a queue of commands defined by control bits in each command RAM queue entry. Chip-select pins are activated, data is transmitted from the transmit RAM and received by the receive RAM.

In slave mode, operation proceeds in response to \overline{SS} pin activation by an external SPI bus master. Operation is similar to master mode, but no peripheral chip selects are generated, and the number of bits transferred is controlled in a different manner. When the QSPI is selected, it automatically executes the next queue transfer to exchange data with the external device correctly.

Although the QSPI inherently supports multi-master operation, no special arbitration mechanism is provided. A mode fault flag (MODF) indicates a request for SPI master arbitration. System software must provide arbitration. Note that unlike previous SPI systems, MSTR is not cleared by a mode fault being set nor are the QSPI pin output drivers disabled. The QSPI and associated output drivers must be disabled by clearing SPE in SPCR1.

Figure 9-4 shows QSPI initialization. **Figures 9-5** through **9-9** show QSPI master and slave operation. The CPU32 must initialize the QSM global and pin registers and the QSPI control registers before enabling the QSPI for either mode of operation (refer to **9.5 QSM Initialization**). The command queue must be written before the QSPI is enabled for master mode operation. Any data to be transmitted should be written into transmit RAM before the QSPI is enabled. During wrap-around operation, data for subsequent transmissions can be written at any time.






Figure 9-10 SCI Transmitter Block Diagram



- The pause bit is set in CCW0A and EOQ is programmed into CCW0A.
- During gueue 1 operation, the pause bit is set in CCW20, which is also BQ2.

8.12.3 Scan Modes

The QADC queuing mechanism provides several methods for automatically scanning input channels. In single-scan mode, a single pass through a sequence of conversions defined by a queue is performed. In continuous-scan mode, multiple passes through a sequence of conversions defined by a queue are executed. The following paragraphs describe the disabled/reserved, single-scan, and continuous-scan operations.

8.12.3.1 Disabled Mode and Reserved Mode

When the disabled mode or a reserved mode is selected, the queue is not active.

NOTE

Do not use a reserved mode. Unspecified operations may result.

Trigger events cannot initiate queue execution. When both queue 1 and queue 2 are disabled, no wait states will be inserted by the QADC for accesses to the CCW and result word tables. When both queues are disabled, it is safe to change the QADC clock prescaler values.

8.12.3.2 Single-Scan Modes

When application software requires execution of a single pass through a sequence of conversions defined by a queue, a single-scan queue operating mode is selected.

In all single-scan queue operating modes, software must enable a queue for execution by writing the single-scan enable bit to one in the queue's control register. The single-scan enable bits, SSE1 and SSE2, are provided for queue 1 and queue 2, respectively.

Until the single-scan enable bit is set, any trigger events for that queue are ignored. The single-scan enable bit may be set to one during the write cycle that selects the single-scan queue operating mode. The single-scan enable bit can be written as a one or a zero but is always read as a zero.

After the single-scan enable bit is set, a trigger event causes the QADC to begin execution with the first CCW in the queue. The single-scan enable bit remains set until the queue scan is complete; the QADC then clears the single-scan enable bit to zero. If the single-scan enable bit is written to one or zero before the queue scan is complete, the queue is not affected. However, if software changes the queue operating mode, the new queue operating mode and the value of the single-scan enable bit are recognized immediately. The current conversion is aborted and the new queue operating mode takes effect.

By properly programming the MQ1 field in QACR1 or the MQ2 field in QACR2, the following modes can be selected for queue 1 and/or 2:



10.8.1 DASM Interrupts

The DASM can optionally request an interrupt when the FLAG bit in DASMSIC is set. To enable interrupts, set the IL[2:0] field in DASMSIC to a non-zero value. The CTM4 compares the CPU32 IP mask value to the priority of the requested interrupt designated by IL[2:0] to determine whether it should contend for arbitration priority. During arbitration, the BIUSM provides the arbitration value specified by IARB[2:0] in BIUMCR and IARB3 in DASMSIC. If the CTM4 wins arbitration, it responds with a vector number generated by concatenating VECT[7:6] in BIUMCR and the six low-order bits specified by the number of the submodule requesting service. Thus, for DASM9 in the CTM4, the six low-order bits would be nine in decimal, or %001001 in binary.

10.8.2 DASM Registers

The DASM contains one status/interrupt/control register and two data registers (A and B). All unused bits and reserved address locations return zero when read. Writes to unused bits and reserved address locations have no effect. The CTM4 contains four DASMs, each with its own set of registers. Refer to **D.7.11 DASM Status/Interrupt/Control Registers**, **D.7.12 DASM Data Register A**, and **D.7.13 DASM Data Register B** for information concerning DASM register and bit descriptions.

10.9 Pulse-Width Modulation Submodule (PWMSM)

The PWMSM allows pulse width modulated signals to be generated over a wide range of frequencies, independently of other CTM4 output signals. The output pulse width duty cycle can vary from 0% to 100%, with 16 bits of resolution. The minimum pulse width is twice the MCU system clock period. For example, the minimum pulse width is 95.4 ns when using a 20.97 MHz clock.

The PWMSM is composed of:

- An output flip-flop with output polarity control
- Clock prescaler and selection logic
- A 16-bit up-counter
- Two registers to hold the current and next pulse width values
- Two registers to hold the current and next pulse period values
- A pulse width comparator
- A system state sequencer
- Logic to create 0% and 100% pulses
- Interrupt logic
- · A status, interrupt and control register
- A submodule bus interface

The PWMSM includes its own time base counter and does not use the CTM4 time base buses; however, it does use the prescaled clock signal PCLK1 generated by the CPSM. Refer to 10.5 Counter Prescaler Submodule (CPSM) and Figure 10-1 for more information. Figure 10-6 shows a block diagram of the PWMSM.



11.6.2.4 Host Service Registers

The host service request field selects the type of host service request for the time function selected on a given channel. The meaning of the host service request bits is determined by time function microcode. Refer to the *TPU Reference Manual* (TPURM/AD) and the Motorola TPU Literature Package (TPULITPAK/D) for more information.

A host service request field of %00 signals the CPU that service is completed and that there are no further pending host service requests. The host can request service on a channel by writing the corresponding host service request field to one of three non-zero states. It is imperative for the CPU to monitor the host service request register and wait until the TPU clears the service request for a channel before changing any parameters or issuing a new service request to the channel.

11.6.2.5 Channel Priority Registers

The channel priority registers (CPR1, CPR2) assign one of three priority levels to a channel or disable the channel. **Table 11-4** indicates the number of time slots guaranteed for each channel priority encoding.

		•
CHX[1:0]	Service	Guaranteed Time Slots
00	Disabled	_
01	Low	1 out of 7
10	Middle	2 out of 7
11	High	4 out of 7

Table 11-4 Channel Priority Encodings

11.6.3 Development Support and Test Registers

These registers are used for custom microcode development or for factory test. Describing the use of these registers is beyond the scope of this manual. Register descriptions are provided in **D.8 Time Processor Unit (TPU)**. Refer to the *TPU Reference Manual* (TPURM/AD) for more information.





Table A-15 FCSM Timing Characteristics

$$(V_{DD} = 5.0 \text{ Vdc} \pm 5\%, V_{ss} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$$

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin frequency ¹	f _{PCNTR}	0	f _{sys} /4	MHz
2	Input pin low time	t _{PINL}	2.0/f _{sys}	_	μs
3	Input pin high time	t _{PINH}	2.0/ _{fsys}	_	μs
4	Clock pin to counter increment	t _{PINC}	4.5/f _{sys}	6.5/f _{sys}	μs
5	Clock pin to new TBB value	t _{PTBB}	5.0/f _{sys}	7.0/f _{sys}	μs
6	Clock pin to COF set (\$FFFF)	t _{PCOF}	4.5/f _{sys}	6.5/f _{sys}	μs
7	Pin to IN bit delay	t _{PINB}	1.5/f _{sys}	2.5/f _{sys}	μs
8	Flag to IMB interrupt request	t _{FIRQ}	1.0/f _{sys}	1.0/f _{sys}	μs
9	Counter resolution ²	t _{CRES}	_	2.0/f _{sys}	μs

NOTES:

- 1. Value applies when using external clock.
- 2. Value applies when using internal clock. Minimum counter resolution depends on prescaler divide ratio selection.

Table A-16 MCSM Timing Characteristics

$$(V_{DD} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H)$$

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin frequency ¹	f _{PCNTR}	0	f _{sys} /4	MHz
2	Input pin low time	t _{PINL}	2.0/f _{sys}	_	μs
3	Input pin high time	t _{PINH}	2.0/f _{sys}	_	μs
4	Clock pin to counter increment	t _{PINC}	4.5/f _{sys}	6.5/f _{sys}	μs
5	Clock pin to new TBB value	t _{PTBB}	5.0/f _{sys}	7.0/f _{sys}	μs
6	Clock pin to COF set (\$FFFF)	t _{PCOF}	4.5/f _{sys}	6.5/f _{sys}	μs
7	Load pin to new counter value	t _{PLOAD}	2.5/f _{sys}	3.5/f _{sys}	μs
8	Pin to IN bit delay	t _{PINB}	1.5/f _{sys}	2.5/f _{sys}	μs
9	Flag to IMB interrupt request	t _{FIRQ}	1.0/f _{sys}	1.0/f _{sys}	μs
10	Counter resolution ²	t _{CRES}	_	2.0/f _{sys}	μs

NOTES:

- 1. Value applies when using external clock.
- 2. Value applies when using internal clock. Minimum counter resolution depends on prescaler divide ratio selection.



APPENDIX D REGISTER SUMMARY

This appendix contains address maps, register diagrams, and bit/field definitions for MC68336 and MC68376 microcontrollers. More detailed information about register function is provided in the appropriate sections of the manual.

Except for central processing unit resources, information is presented in the intermodule bus address order shown in **Table D-1**.

Table D-1 Module Address Map

Module	Size (Bytes)	Base Address
SIM	128	\$YFFA00
SRAM	8	\$YFFB40
MRM (MC68376 Only)	32	\$YFF820
QADC	512	\$YFF200
QSM	512	\$YFFC00
CTM4	256	\$YFF400
TPU	512	\$YFFE00
TPURAM	64	\$YFFB00
TouCAN (MC68376 Only)	384	\$YFF080

Control registers for all the modules in the microcontroller are mapped into a 4-Kbyte block. The state of the module mapping (MM) bit in the SIM configuration register (SIMCR) determines where the control register block is located in the system memory map. When MM = 0, register addresses range from \$7FF000 to \$7FFFFF; when MM = 1, register addresses range from \$FFF000 to \$FFFFFF.

In the module memory maps in this appendix, the "Access" column specifies which registers are accessible when the CPU32 is in supervisor mode only and which registers can be assigned to either supervisor or user mode.

D.1 Central Processor Unit

CPU32 registers are not part of the module address map. **Figures D-1** and **D-2** show a functional representation of CPU32 resources.



Table D-7 Software Watchdog Timing Field

SWP	SWT[1:0]	Watchdog Time-Out Period
0	00	2 ⁹ ÷ f _{sys}
0	01	2 ¹¹ ÷ f _{sys}
0	10	2 ¹³ ÷ f _{sys}
0	11	2 ¹⁵ ÷ f _{sys}
1	00	2 ¹⁸ ÷ f _{sys}
1	01	2 ²⁰ ÷ f _{sys}
1	10	$2^{22} \div f_{sys}$ $2^{24} \div f_{sys}$
1	11	$2^{24} \div f_{sys}$

HME — Halt Monitor Enable

0 = Halt monitor is disabled.

1 = Halt monitor is enabled.

BME — Bus Monitor External Enable

0 = Disable bus monitor for internal to external bus cycle.

1 = Enable bus monitor for internal to external bus cycle.

BMT[1:0] — Bus Monitor Timing

This field selects the bus monitor time-out period. Refer to **Table D-8**.

Table D-8 Bus Monitor Time-Out Period

BMT[1:0]	Bus Monitor Time-Out Period
00	64 system clocks
01	32 system clocks
10	16 system clocks
11	8 system clocks

D.2.13 Periodic Interrupt Control Register

PICR — Periodic Interrupt Control Register

\$YFFA22

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	PIRQL[2:0]		PIV[7:0]								
RES	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

PICR sets the interrupt level and vector number for the periodic interrupt timer (PIT). Bits [10:0] can be read or written at any time. Bits [15:11] are unimplemented and always read zero.

PIRQL[2:0] — Periodic Interrupt Request Level

This field determines the priority of periodic interrupt requests. A value of %000 disables PIT interrupts.



ENDQP[3:0] — Ending Queue Pointer

This field contains the last QSPI queue address.

Bits [7:4] — Not Implemented

NEWQP[3:0] — New Queue Pointer Value

This field contains the first QSPI queue address.

D.6.14 QSPI Control Register 3

SPCR3 — QSPI Control Register

\$YFFC1E

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	LOOPQ	HMIE	HALT				SP	SR			
•	RES	SET:														
	0	0	0	0	0	0	0	0								

SPCR3 contains the loop mode enable bit, halt and mode fault interrupt enable, and the halt control bit. The CPU32 has read/write access to SPCR3, but the QSM has read access only. SPCR3 must be initialized before QSPI operation begins. Writing a new value to SPCR3 while the QSPI is enabled disrupts operation.

Bits [15:11] — Not Implemented

LOOPQ — QSPI Loop Mode

0 = Feedback path disabled.

1 = Feedback path enabled.

LOOPQ controls feedback on the data serializer for testing.

HMIE — HALTA and MODF Interrupt Enable

0 = HALTA and MODF interrupts disabled.

1 = HALTA and MODF interrupts enabled.

HMIE enables interrupt requests generated by the HALTA status flag or the MODF status flag in SPSR.

HALT — Halt QSPI

0 = QSPI operates normally.

1 = QSPI is halted for subsequent restart.

When HALT is set, the QSPI stops on a queue boundary. It remains in a defined state from which it can later be restarted



Table D-48 DASMB Operations

Mode	DASMB Operation
DIS	DASMB can be accessed to prepare a value for a subsequent mode selection. In this mode, register B1 is accessed in order to prepare a value for the OPWM mode. Unused register B2 is hidden and cannot be read, but is written with the same value as register B1 is written.
IPWM	DASMB contains the captured value corresponding to the trailing edge of the measured pulse. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
IPM	DASMB contains the captured value corresponding to the most recently detected user-specified rising or falling edge. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
IC	DASMB contains the captured value corresponding to the most recently detected user-specified rising or falling edge. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
OCB	DASMB is loaded with the value corresponding to the trailing edge of the pulse to be generated. Writing to DASMB in the OCB and OCAB modes also enables the corresponding channel B comparator until the next successful comparison. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
OCAB	DASMB is loaded with the value corresponding to the trailing edge of the pulse to be generated. Writing to DASMB in the OCB and OCAB modes also enables the corresponding channel B comparator until the next successful comparison. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
OPWM	DASMB is loaded with the value corresponding to the trailing edge of the PWM pulse to be generated. In this mode, register B1 is accessed. Buffer register B2 is hidden and cannot be accessed.

D.7.14 PWM Status/Interrupt/Control Register

PWM5SIC — PWM5 Status/Interrupt/Control Register PWM6SIC — PWM6 Status/Interrupt/Control Register PWM7SIC — PWM7 Status/Interrupt/Control Register PWM8SIC — PWM8 Status/Interrupt/Control Register									\$YFF428 \$YFF430 \$YFF438 \$YFF440							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLAG		IL[2:0]		IARB3	N	IOT USED		PIN	NOT USED	LOAD	POL	EN		CLK[2:0]	
	RES	SET:														
	0	0	0	0	0				0		0	0	0	0	0	0

FLAG — Period Completion Status

This status bit indicates when the PWM output period has been completed.

- 0 = PWM period is not complete.
- 1 = PWM period is complete.

The FLAG bit is set each time a PWM period is completed. Whenever the PWM is enabled, the FLAG bit is set immediately to indicate that the contents of the buffer registers PWMA2 and PWMB2 have been updated, and that the period using these new values has started. It also indicates that the user accessible period and pulse width registers PWMA1 and PWMB1 can be loaded with values for the next PWM period. Once set, the FLAG bit remains set and is not affected by any subsequent period completions, until it is cleared.

Only software can clear the FLAG bit. To clear FLAG, first read the bit as one then write a zero to the bit. Writing a one to FLAG has no effect. When the PWM is disabled, FLAG remains cleared.



TCR1P[1:0] — Timer Count Register 1 Prescaler Control

TCR1 is clocked from the output of a prescaler. The prescaler's input is the internal TPU system clock divided by either 4 or 32, depending on the value of the PSCK bit. The prescaler divides this input by 1, 2, 4, or 8. Channels using TCR1 have the capability to resolve down to the TPU system clock divided by four. **Table D-52** is a summary of prescaler output.

Table D-52 TCR1 Prescaler Control Bits

TCR1P[1:0]	Prescaler	TCR1 Clock Input				
TCK [F[1.0]	Divide By	PSCK = 0	PSCK = 1			
00	1	f _{sys} ÷ 32	f _{sys} ÷ 4			
01	2	f _{sys} ÷ 64	f _{sys} ÷ 8			
10	4	f _{sys} ÷ 128	f _{sys} ÷ 16			
11	8	f _{sys} ÷ 256	f _{sys} ÷ 32			

TCR2P[1:0] — Timer Count Register 2 Prescaler Control

TCR2 is clocked from the output of a prescaler. If T2CG = 0, the input to the TCR2 prescaler is the external TCR2 clock source. If T2CG = 1, the input is the TPU system clock divided by eight. The TCR2P field specifies the value of the prescaler: 1, 2, 4, or 8. Channels using TCR2 have the capability to resolve down to the TPU system clock divided by eight. **Table D-53** is a summary of prescaler output.

Table D-53 TCR2 Prescaler Control Bits

TCR2P[1:0]	Prescaler Divide By	Internal Clock Divided By	External Clock Divided By
00	1	8	1
01	2	16	2
10	4	32	4
11	8	64	8

EMU — Emulation Control

In emulation mode, the TPU executes microinstructions from TPURAM exclusively. Access to the TPURAM module via the IMB is blocked, and the TPURAM module is dedicated for use by the TPU. After reset, this bit can be written only once.

0 = TPU and TPURAM operate normally.

1 = TPU and TPURAM operate in emulation mode.

T2CG — TCR2 Clock/Gate Control

When T2CG is set, the external TCR2 pin functions as a gate of the DIV8 clock (the TPU system clock divided by eight). In this case, when the external TCR2 pin is low, the DIV8 clock is blocked, preventing it from incrementing TCR2. When the external TCR2 pin is high, TCR2 is incremented at the frequency of the DIV8 clock. When T2CG is cleared, an external clock input from the TCR2 pin, which has been synchronized and fed through a digital filter, increments TCR2.

0 = TCR2 pin used as clock source for TCR2.

1 = TCR2 pin used as gate of DIV8 clock for TCR2.



Table D-57 Parameter RAM Address Map

Channel	Base				Parai	neter			
Number	Address	0	1	2	3	4	5	6	7
0	\$YFFF## ^{1, 2}	00	02	04	06	08	0A	_	_
1	\$YFFF##	10	12	14	16	18	1A	_	_
2	\$YFFF##	20	22	24	26	28	2A	_	_
3	\$YFFF##	30	32	34	36	38	3A	_	_
4	\$YFFF##	40	42	44	46	48	4A	_	_
5	\$YFFF##	50	52	54	56	58	5A	_	_
6	\$YFFF##	60	62	64	66	68	6A	_	_
7	\$YFFF##	70	72	74	76	78	7A	_	_
8	\$YFFF##	80	82	84	86	88	8A	_	_
9	\$YFFF##	90	92	94	96	98	9A	_	_
10	\$YFFF##	A0	A2	A4	A6	A8	AA	_	_
11	\$YFFF##	В0	B2	B4	В6	B8	BA	_	_
12	\$YFFF##	C0	C2	C4	C6	C8	CA	_	_
13	\$YFFF##	D0	D2	D4	D6	D8	DA	_	_
14	\$YFFF##	E0	E2	E4	E6	E8	EA	EC	EE
15	\$YFFF##	F0	F2	F4	F6	F8	FA	FC	FE

NOTES:

^{1.} Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.

^{2. ## =} Not implemented.



register boot ROM (CSORBT) D-18	stages 8-30
registers (CSOR) 5-57, 5-59, D-18	Counter
reset values 5-63	clock select (CLK) field
pin	FCSM D-60
assignment registers (CSPAR) 5-57, D-15	MCSM D-62
field encoding 5-58, D-16	overflow flag (COF) bit D-59, D-61
pin	prescaler submodule. See CPSM 10-4
assignments D-16	CPCR D-58
reset operation 5-62	CPHA 9-16, D-49
signals for interrupt acknowledge 5-61	CPOL 9-16, D-49
timing diagram A-18	CPR D-79
CIBV D-77	CPSM 10-4
CIE1 D-32	block diagram 10-4
CIE2 D-33	registers 10-5
CIER 11-15, D-77	control register (CPCR) D-58
CIRL D-77	test register (CPTR) D-59
CISR 11-13, 11-15, D-80	CPTQP 9-8, D-53
	CPTR D-59
Clear (definition) 2-8	CPU
CLK D-60, D-62, D-70	
CLKOUT 5-26, 5-41	space
output timing diagram A-10	address encoding 5-31
CLKRST (clock reset) 5-41	cycles 5-30
CLKS D-75	encoding for interrupt acknowledge 5-61
Clock	CPU32 5-40
block diagram 8-24	address registers/address organization in 4-5
control	addressing modes 4-9
multipliers 5-8	block diagram 4-2
timing (electricals) A-3	data registers 4-4
generation 8-24	data organization 4-5
input pin status (FCSM) D-60	development support 4-17
input pin status (MCSM) D-62	exception processing 4-15
mode	features 3-1
pin (MODCLK) 5-44	generated message encoding 4-25
selection 5-44	instructions 4-10
output (CLKOUT) 5-26	LPSTOP 4-14
phase (CPHA) D-49	MOVEC 4-7
polarity (CPOL) D-49	MOVES 4-7
rate selection (CLK) field D-70	RESET 5-41
synthesizer	special control instructions 4-14
control register (SYNCR) D-8	table lookup and interpolate (TBL) 4-14
operation 5-5	umimplemented MC68020 instructions 4-10
Code 13-4	loop mode 4-15
COF D-59, D-61	memory organization 4-7
Coherency 8-6, 8-22, 11-4	processing states 4-9
COMM 11-12	register
Command	mnemonics 2-2
RAM 9-8	model 4-3, D-2
word pointer (CWP) D-36	registers 4-2
Common in-circuit emulator 4-19	alternate function code registers (SFC/DFC) 4-7
Comparator 8-16	condition code register (CCR) 4-6, D-3
Completed queue pointer (CPTQP) D-53	control registers 4-6
Condition code register (CCR) 4-6, 11-5	program counter (PC) 4-1
CONT D-54	stack pointer (SP) 4-1
Contention 5-52	status register (SR) 4-6, D-3
Continue (CONT) D-54	vector base register (VBR) 4-7
Continuous transfer mode 9-6	virtual memory 4-9
Conventions 2-8	CPU32 Reference Manual 4-1
Conversion	CR D-54
command word table (CCW) 8-1, 8-16, 8-28	CRCERR D-94
cycle times 8-13	CREG D-21

MC68336/376 USER'S MANUAL



Clock (QCLK) 8-14	test register (QTEST) 9-2
conversion characteristics (operating) A-30	module configuration register (QSMCR) D-40
electrical characteristics (operating)	pin control registers 9-4
AC A-29	port QS
DC A-28	data direction register (DDRQS) 9-4,
features 3-2	D-47
maximum ratings A-27	data register (PORTQS) 9-4, D-46
~	• , , ,
pin functions diagram 8-3	pin assignment register (PQSPAR)
registers	D-47
control register 0 (QACR0) 8-2, 8-28, D-31	QSPI
control register 1 (QACR0) 8-2, 8-28	control register 0 (SPCR0) D-48
control register 1 (QACR1) D-32	control register 1 (SPCR1) D-50
control register 2 (QACR0) 8-2, 8-28	control register 2 (SPCR2) D-51
control register 2 (QACR2) D-33	control register 3 (SPCR3) D-52
conversion command word table (CCW) D-37	status register (SPSR) D-52
interrupt register (QADCINT) 8-2, D-29	receive data RAM (RR) D-53
module configuration register (QADCMCR) 8-2,	SCI
8-6, D-28	control register 0 (SCCR0) D-42
	g , ,
port	control register 1 (SCCR1) D-43
A data register (PORTQA) 8-2	data register (SCDR) D-46
B data register (PORTQB) 8-2	status register (SCSR) D-45
data direction register (DDRQA) 8-2	test register (QTEST) D-41
QA data direction register (DDRQA) D-30	transmit data RAM (TR) D-54
QA data register (PORTQA) D-30	types 9-2
QB data register (PORTQB) D-30	SCI 9-21
result word table D-39	operation 9-24
status register (QASR) 8-2, 8-28, D-35	pins 9-24
test register (QADCTEST) 8-2, D-29	registers 9-21
QADCINT 8-2, D-29	QSMCR D-40
QADCMCR 8-2, 8-6, D-28	QSPI 9-1, 9-5
QADCTEST 8-2, D-29	block diagram 9-5
QASR 8-2, 8-28, D-35	enable (SPE) D-50
QCLK 8-14, 8-23	finished flag (SPIF) D-53
frequency 8-24	initialization operation 9-10
QDEC 11-10	loop mode (LOOPQ) D-52
QILR 9-2, D-41	master operation flow 9-11
QIVR 9-2, D-41	operating modes 9-9
QOM 11-11	master mode 9-9, 9-16
QS D-36	wraparound mode 9-19
QSM	slave mode 9-9, 9-19
address map 9-2, D-40	wraparound mode 9-20
block diagram 9-1	operation 9-8
features 3-2	peripheral chip-selects 9-20
general 9-1	pins 9-8
9	·
initialization sequence 9-30	RAM 9-7
interrupts 9-3	command RAM 9-8
pin function 9-4, D-48	receive RAM 9-7
QSPI 9-5	transmit RAM 9-7
operating modes 9-9	registers 9-6
operation 9-8	control registers 9-6
pins 9-8	status register 9-7
RAM 9-7	timing A-23
registers 9-6	master A-24
reference manual 9-1	slave A-25
registers	QTEST 9-2, D-41
command RAM (CR) D-54	Quadrature decode (QDEC) 11-10
global registers 9-2	Quad-word data 4-4
interrupt	Queue 8-16
level register (QILR) 9-2, D-41	pointers
vector register (QIVR) 9-2, D-41	completed queue pointer (CPTQP) 9-8

MC68336/376 USER'S MANUAL