



Welcome to [E-XFL.COM](#)

**[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance**

**[Embedded - Microcontrollers - Application Specific](#)** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.


**What Are [Embedded - Microcontrollers - Application Specific](#)?**

Application specific microcontrollers are engineered to

#### Details

|                         |   |
|-------------------------|---|
| Product Status          | Obsolete  |
| Applications            | Capacitive Sensing  |
| Core Processor          | M8C   |
| Program Memory Type     | FLASH (16kB)  |
| Controller Series       | CY8C20xx6   |
| RAM Size                | 2K x 8  |
| Interface               | I <sup>2</sup> C, SPI, USB  |
| Number of I/O           | 19  |
| Voltage - Supply        | 1.71V ~ 5.5V  |
| Operating Temperature   | -40°C ~ 85°C  |
| Mounting Type           | Surface Mount   |
| Package / Case          | 24-UFQFN Exposed Pad  |
| Supplier Device Package | 24-QFN (4x4)  |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20396-24lqxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20396-24lqxi</a> |

## Logic Block Diagram



## Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I2C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I2C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power-On-Reset) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36/46/66/96 family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in an 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

## Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PSoC® Programmable System-on-Chip™ Technical Reference Manual for CY8C20x36/46/66/96 PSoC Devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at [www.cypress.com/psoc](http://www.cypress.com/psoc).

## Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: [www.cypress.com/psoc](http://www.cypress.com/psoc). Select Application Notes under the Documentation tab.

## Development Kits

PSoC Development Kits are available online from Cypress at [www.cypress.com/shop](http://www.cypress.com/shop) and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at [www.cypress.com/training](http://www.cypress.com/training). The training covers a wide variety of topics and skill levels to assist you in your designs.

## CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to [www.cypress.com/cypros](http://www.cypress.com/cypros).

## Solutions Library

Visit our growing library of solution focused designs at [www.cypress.com/solutions](http://www.cypress.com/solutions). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

## Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at [www.cypress.com/support](http://www.cypress.com/support). If you cannot find an answer to your question, call technical support at 1-800-541-4736.

## Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

1. Select Components
2. Configure Components
3. Organize and Connect
4. Generate, Verify, and Debug

### Select Components

Both the system-level and chip-level views provide a library of pre-built, pre-tested hardware peripheral components. In the system-level view these components are called “drivers” and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I<sup>2</sup>C-bus, for example), and the logic to control how they interact with one another (called valuator).

In the chip-level view the components are called “user modules.” User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

### Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

### Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system-level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view selecting a potentiometer driver to control a variable speed fan driver and setting up the valuator to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog-to-digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, you perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

## Document Conventions

### Acronyms Used

The following table lists the acronyms that are used in this document.

**Table 1. Acronyms**

| Acronym | Description                       |
|---------|-----------------------------------|
| AC      | alternating current               |
| API     | application programming interface |
| CPU     | central processing unit           |
| DC      | direct current                    |
| FSR     | full scale range                  |
| GPIO    | general purpose I/O               |
| GUI     | graphical user interface          |
| ICE     | in-circuit emulator               |
| ILO     | internal low speed oscillator     |
| IMO     | internal main oscillator          |
| I/O     | input/output                      |
| LSb     | least-significant bit             |
| LVD     | low voltage detect                |
| MSb     | most-significant bit              |
| POR     | power on reset                    |
| PPOR    | precision power on reset          |
| PSoC®   | Programmable System-on-Chip™      |
| SLIMO   | slow IMO                          |
| SRAM    | static random access memory       |

### Units of Measure

A units of measure table is located in the Electrical Specifications section. [Table 11 on page 17](#) lists all the abbreviations used to measure the PSoC devices.

### Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.


## 24-Pin QFN with USB

**Table 4. Pin Definitions - CY8C20396 PSoC Device** [2, 3]

| Pin No. | Type        |        | Name  | Description  |
|---------|-------------|--------|-------|--|
|         | Digital     | Analog |       |  |
| 1       | I/O         | I      | P2[5] |  |
| 2       | I/O         | I      | P2[3] |  |
| 3       | I/O         | I      | P2[1] |  |
| 4       | IOHR        | I      | P1[7] | I2C SCL, SPI SS                                    |
| 5       | IOHR        | I      | P1[5] | I2C SDA, SPI MISO                                  |
| 6       | IOHR        | I      | P1[3] | SPI CLK  |
| 7       | IOHR        | I      | P1[1] | ISSP CLK, I2C SCL, SPI MOSI                        |
| 8       | Power       |        | VSS   | Ground   |
| 9       | I/O         | I      | D+    | USB D+   |
| 10      | I/O         | I      | D-    | USB D-   |
| 11      | Power       |        | VDD   | Supply   |
| 12      | IOHR        | I      | P1[0] | ISSP DATA, I2C SDA                                 |
| 13      | IOHR        | I      | P1[2] |  |
| 14      | IOHR        | I      | P1[4] | Optional external clock input (EXTCLK)             |
| 15      | IOHR        | I      | P1[6] |  |
| 16      | RESET INPUT |        | XRES  | Active high external reset with internal pull down |
| 17      | IOH         | I      | P0[0] |  |
| 18      | IOH         | I      | P0[2] |  |
| 19      | IOH         | I      | P0[4] |  |
| 20      | IOH         | I      | P0[6] |  |
| 21      | IOH         | I      | P0[7] |  |
| 22      | IOH         | I      | P0[5] |  |
| 23      | IOH         | I      | P0[3] | Integrating input                                  |
| 24      | IOH         | I      | P0[1] | Integrating input                                  |
| CP      | Power       |        | VSS   | Thermal pad must be connected to Ground            |

**LEGEND** I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

**Figure 4. CY8C20396 PSoC Device**




## 48-Pin SSOP

**Table 7. Pin Definitions - CY8C20536, CY8C20546, and CY8C20566 PSoC Device<sup>[2]</sup>**

| Pin No. | Digital | Analog | Name  | Description  |
|---------|---------|--------|-------|--|
| 1       | IOH     | I      | P0[7] |  |
| 2       | IOH     | I      | P0[5] |  |
| 3       | IOH     | I      | P0[3] |  |
| 4       | IOH     | I      | P0[1] |  |
| 5       | I/O     | I      | P2[7] |  |
| 6       | I/O     | I      | P2[5] | XTAL Out   |
| 7       | I/O     | I      | P2[3] | XTAL In  |
| 8       | I/O     | I      | P2[1] |  |
| 9       |         |        | NC    | No connection                                      |
| 10      |         |        | NC    | No connection                                      |
| 11      | I/O     | I      | P4[3] |  |
| 12      | I/O     | I      | P4[1] |  |
| 13      |         |        | NC    | No connection                                      |
| 14      | I/O     | I      | P3[7] |  |
| 15      | I/O     | I      | P3[5] |  |
| 16      | I/O     | I      | P3[3] |  |
| 17      | I/O     | I      | P3[1] |  |
| 18      |         |        | NC    | No connection                                      |
| 19      |         |        | NC    | No connection                                      |
| 20      | IOHR    | I      | P1[7] | I2C SCL, SPI SS                                    |
| 21      | IOHR    | I      | P1[5] | I2C SDA, SPI MISO                                  |
| 22      | IOHR    | I      | P1[3] | SPI CLK  |
| 23      | IOHR    | I      | P1[1] | TC CLK <sup>[1]</sup> , I2C SCL, SPI MOSI          |
| 24      |         |        | VSS   | Ground Pin   |
| 25      | IOHR    | I      | P1[0] | TC DATA <sup>[1]</sup> , I2C SDA, SPI CLK          |
| 26      | IOHR    | I      | P1[2] |  |
| 27      | IOHR    | I      | P1[4] | EXT CLK  |
| 28      | IOHR    | I      | P1[6] |  |
| 29      |         |        | NC    | No connection                                      |
| 30      |         |        | NC    | No connection                                      |
| 31      |         |        | NC    | No connection                                      |
| 32      |         |        | NC    | No connection                                      |
| 33      |         |        | NC    | No connection                                      |
| 34      |         |        | NC    | No connection                                      |
| 35      |         |        | XRES  | Active high external reset with internal pull down |
| 36      | I/O     | I      | P3[0] |  |
| 37      | I/O     | I      | P3[2] |  |
| 38      | I/O     | I      | P3[4] |  |
| 39      | I/O     | I      | P3[6] |  |
| 40      | I/O     | I      | P2[0] |  |

**Figure 6. CY8C20536, CY8C20546, and CY8C20566 PSoC Device**



| Pin No. | Digital | Analog | Name  | Description |
|---------|---------|--------|-------|-------------|
| 41      | I/O     | I      | P2[2] |             |
| 42      | I/O     | I      | P2[4] |             |
| 43      | I/O     | I      | P2[6] |             |
| 44      | IOH     | I      | P0[0] |             |
| 45      | IOH     | I      | P0[2] |             |
| 46      | IOH     | I      | P0[4] |             |
| 47      | IOH     | I      | P0[6] |             |
| 48      | Power   |        | Vdd   | Power Pin   |


**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

## 48-Pin QFN

**Table 8. Pin Definitions - CY8C20636 PSoC Device** [2, 3]

| Pin No. | Digital | Analog | Name  | Description  |
|---------|---------|--------|-------|--|
| 1       |         |        | NC    | No connection                                      |
| 2       | I/O     | I      | P2[7] |  |
| 3       | I/O     | I      | P2[5] | Crystal output (XOut)                              |
| 4       | I/O     | I      | P2[3] | Crystal input (XIn)                                |
| 5       | I/O     | I      | P2[1] |  |
| 6       | I/O     | I      | P4[3] |  |
| 7       | I/O     | I      | P4[1] |  |
| 8       | I/O     | I      | P3[7] |  |
| 9       | I/O     | I      | P3[5] |  |
| 10      | I/O     | I      | P3[3] |  |
| 11      | I/O     | I      | P3[1] |  |
| 12      | IOHR    | I      | P1[7] | I2C SCL, SPI SS                                    |
| 13      | IOHR    | I      | P1[5] | I2C SDA, SPI MISO                                  |
| 14      |         |        | NC    | No connection                                      |
| 15      |         |        | NC    | No connection                                      |
| 16      | IOHR    | I      | P1[3] | SPI CLK  |
| 17      | IOHR    | I      | P1[1] | ISSP CLK <sup>[1]</sup> , I2C SCL, SPI MOSI        |
| 18      | Power   |        | Vss   | Ground connection                                  |
| 19      |         |        | DNU   |  |
| 20      |         |        | DNU   |  |
| 21      | Power   |        | Vdd   | Supply voltage                                     |
| 22      | IOHR    | I      | P1[0] | ISSP DATA <sup>[1]</sup> , I2C SDA, SPI CLK        |
| 23      | IOHR    | I      | P1[2] |  |
| 24      | IOHR    | I      | P1[4] | Optional external clock input (EXTCLK)             |
| 25      | IOHR    | I      | P1[6] |  |
| 26      | Input   |        | XRES  | Active high external reset with internal pull down |
| 27      | I/O     | I      | P3[0] |  |
| 28      | I/O     | I      | P3[2] |  |
| 29      | I/O     | I      | P3[4] |  |
| 30      | I/O     | I      | P3[6] |  |
| 31      | I/O     | I      | P4[0] |  |
| 32      | I/O     | I      | P4[2] |  |
| 33      | I/O     | I      | P2[0] |  |
| 34      | I/O     | I      | P2[2] |  |
| 35      | I/O     | I      | P2[4] |  |
| 36      | I/O     | I      | P2[6] |  |
| 37      | IOH     | I      | P0[0] |  |
| 38      | IOH     | I      | P0[2] |  |
| 39      | IOH     | I      | P0[4] |  |

**Figure 7. CY8C20636 PSoC Device**




**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.



**48-Pin QFN with USB**
**Table 9. Pin Definitions - CY8C20646, CY8C20666 PSoC Device** [2, 3]

| Pin No. | Digital | Analog | Name  | Description  |
|---------|---------|--------|-------|--|
| 1       |         |        | NC    | No connection                                      |
| 2       | I/O     | I      | P2[7] |  |
| 3       | I/O     | I      | P2[5] | Crystal output (XOut)                              |
| 4       | I/O     | I      | P2[3] | Crystal input (XIn)                                |
| 5       | I/O     | I      | P2[1] |  |
| 6       | I/O     | I      | P4[3] |  |
| 7       | I/O     | I      | P4[1] |  |
| 8       | I/O     | I      | P3[7] |  |
| 9       | I/O     | I      | P3[5] |  |
| 10      | I/O     | I      | P3[3] |  |
| 11      | I/O     | I      | P3[1] |  |
| 12      | IOHR    | I      | P1[7] | I2C SCL, SPI SS                                    |
| 13      | IOHR    | I      | P1[5] | I2C SDA, SPI MISO                                  |
| 14      |         |        | NC    | No connection                                      |
| 15      |         |        | NC    | No connection                                      |
| 16      | IOHR    | I      | P1[3] | SPI CLK  |
| 17      | IOHR    | I      | P1[1] | ISSP CLK <sup>[1]</sup> , I2C SCL, SPI MOSI        |
| 18      | Power   |        | Vss   | Ground connection                                  |
| 19      | I/O     |        | D+    | USB D+   |
| 20      | I/O     |        | D-    | USB D-   |
| 21      | Power   |        | Vdd   | Supply voltage                                     |
| 22      | IOHR    | I      | P1[0] | ISSP DATA <sup>[1]</sup> , I2C SDA, SPI CLK        |
| 23      | IOHR    | I      | P1[2] |  |
| 24      | IOHR    | I      | P1[4] | Optional external clock input (EXTCLK)             |
| 25      | IOHR    | I      | P1[6] |  |
| 26      | Input   |        | XRES  | Active high external reset with internal pull down |
| 27      | I/O     | I      | P3[0] |  |
| 28      | I/O     | I      | P3[2] |  |
| 29      | I/O     | I      | P3[4] |  |
| 30      | I/O     | I      | P3[6] |  |
| 31      | I/O     | I      | P4[0] |  |
| 32      | I/O     | I      | P4[2] |  |
| 33      | I/O     | I      | P2[0] |  |
| 34      | I/O     | I      | P2[2] |  |
| 35      | I/O     | I      | P2[4] |  |
| 36      | I/O     | I      | P2[6] |  |
| 37      | IOH     | I      | P0[0] |  |
| 38      | IOH     | I      | P0[2] |  |
| 39      | IOH     | I      | P0[4] |  |

**Figure 8. CY8C20646, CY8C20666 PSoC Device**


| Pin No. | Digital | Analog | Name  | Description                            |
|---------|---------|--------|-------|--|
| 40      | IOH     | I      | P0[6] |  |
| 41      | Power   |        | Vdd   | Supply voltage                         |
| 42      |         |        | NC    | No connection                          |
| 43      |         |        | NC    | No connection                          |
| 44      | IOH     | I      | P0[7] |  |
| 45      | IOH     | I      | P0[5] |  |
| 46      | IOH     | I      | P0[3] | Integrating input                      |
| 47      | Power   |        | Vss   | Ground connection                      |
| 48      | IOH     | I      | P0[1] |  |
| CP      | Power   |        | Vss   | Center pad must be connected to ground |

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.


## 48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066 On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.<sup>[4]</sup>

**Table 10. Pin Definitions - CY8C20066 PSoC Device** <sup>[2, 3]</sup>

| Pin No. | Digital | Analog | Name  | Description  |
|---------|---------|--------|-------|--|
| 1       |         |        | OCDOE | OCD mode direction pin                             |
| 2       | I/O     | I      | P2[7] |  |
| 3       | I/O     | I      | P2[5] | Crystal output (XOut)                              |
| 4       | I/O     | I      | P2[3] | Crystal input (XIn)                                |
| 5       | I/O     | I      | P2[1] |  |
| 6       | I/O     | I      | P4[3] |  |
| 7       | I/O     | I      | P4[1] |  |
| 8       | I/O     | I      | P3[7] |  |
| 9       | I/O     | I      | P3[5] |  |
| 10      | I/O     | I      | P3[3] |  |
| 11      | I/O     | I      | P3[1] |  |
| 12      | IOHR    | I      | P1[7] | I2C SCL, SPI SS                                    |
| 13      | IOHR    | I      | P1[5] | I2C SDA, SPI MISO                                  |
| 14      |         |        | CCLK  | OCD CPU clock output                               |
| 15      |         |        | HCLK  | OCD high speed clock output                        |
| 16      | IOHR    | I      | P1[3] | SPI CLK.   |
| 17      | IOHR    | I      | P1[1] | ISSP CLK <sup>(1)</sup> , I2C SCL, SPI MOSI        |
| 18      | Power   |        | Vss   | Ground connection                                  |
| 19      | I/O     |        | D+    | USB D+   |
| 20      | I/O     |        | D-    | USB D-   |
| 21      | Power   |        | Vdd   | Supply voltage                                     |
| 22      | IOHR    | I      | P1[0] | ISSP DATA <sup>(1)</sup> , I2C SDA, SPI CLK        |
| 23      | IOHR    | I      | P1[2] |  |
| 24      | IOHR    | I      | P1[4] | Optional external clock input (EXTCLK)             |
| 25      | IOHR    | I      | P1[6] |  |
| 26      | Input   |        | XRES  | Active high external reset with internal pull down |
| 27      | I/O     | I      | P3[0] |  |
| 28      | I/O     | I      | P3[2] |  |
| 29      | I/O     | I      | P3[4] |  |
| 30      | I/O     | I      | P3[6] |  |
| 31      | I/O     | I      | P4[0] |  |
| 32      | I/O     | I      | P4[2] |  |
| 33      | I/O     | I      | P2[0] |  |
| 34      | I/O     | I      | P2[2] |  |
| 35      | I/O     | I      | P2[4] |  |
| 36      | I/O     | I      | P2[6] |  |

**Figure 9. CY8C20066 PSoC Device**



| Pin No. | Digital | Analog | Name  | Description                            |
|---------|---------|--------|-------|--|
| 37      | IOH     | I      | P0[0] |  |
| 38      | IOH     | I      | P0[2] |  |
| 39      | IOH     | I      | P0[4] |  |
| 40      | IOH     | I      | P0[6] |  |
| 41      | Power   |        | Vdd   | Supply voltage                         |
| 42      |         |        | OCDO  | OCD even data I/O                      |
| 43      |         |        | OCDE  | OCD odd data output                    |
| 44      | IOH     | I      | P0[7] |  |
| 45      | IOH     | I      | P0[5] |  |
| 46      | IOH     | I      | P0[3] | Integrating input                      |
| 47      | Power   |        | Vss   | Ground connection                      |
| 48      | IOH     | I      | P0[1] |  |
| CP      | Power   |        | Vss   | Center pad must be connected to ground |

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.


### Note

4. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.


## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x36/46/66/96 PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <http://www.cypress.com/psoc>.

**Figure 10. Voltage versus CPU Frequency**



**Figure 11. IMO Frequency Trim Options**



The following table lists the units of measure that are used in this section.

**Table 11. Units of Measure**

| Symbol | Unit of Measure         | Symbol | Unit of Measure               |
|--------|-------------------------|--------|-------------------------------|
| °C     | degree Celsius          | mA     | milli-ampere                  |
| dB     | decibels                | ms     | milli-second                  |
| fF     | femto farad             | mV     | milli-volts                   |
| Hz     | hertz                   | nA     | nanoampere                    |
| KB     | 1024 bytes              | ns     | nanosecond                    |
| Kbit   | 1024 bits               | nV     | nanovolts                     |
| kHz    | kilohertz               | Ω      | ohm                           |
| ksps   | kilo samples per second | pA     | picoampere                    |
| kΩ     | kilohm                  | pF     | picofarad                     |
| MHz    | megahertz               | pp     | peak-to-peak                  |
| MΩ     | megaohm                 | ppm    | parts per million             |
| μA     | microampere             | ps     | picosecond                    |
| μF     | microfarad              | sps    | samples per second            |
| μH     | microhenry              | s      | sigma: one standard deviation |
| μs     | microsecond             | V      | volts                         |
| μW     | microwatts              |        |                               |

## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 12. Absolute Maximum Ratings**

| Symbol           | Description                                | Conditions  | Min                   | Typ | Max                   | Units |
|------------------|--|---|-----------------------|-----|-----------------------|-------|
| T <sub>STG</sub> | Storage Temperature                        | Higher storage temperatures reduces data retention time. Recommended Storage Temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrades reliability. | –55                   | +25 | +125                  | °C    |
| V <sub>DD</sub>  | Supply Voltage Relative to V <sub>SS</sub> |   | –0.5                  | –   | +6.0                  | V     |
| V <sub>IO</sub>  | DC Input Voltage                           |   | V <sub>SS</sub> – 0.5 | –   | V <sub>DD</sub> + 0.5 | V     |
| V <sub>IOZ</sub> | DC Voltage Applied to Tri-state            |   | V <sub>SS</sub> – 0.5 | –   | V <sub>DD</sub> + 0.5 | V     |
| I <sub>MIO</sub> | Maximum Current into any Port Pin          |   | –25                   | –   | +50                   | mA    |
| ESD              | Electro Static Discharge Voltage           | Human Body Model ESD  | 2000                  | –   | –                     | V     |
| LU               | Latch up Current                           | In accordance with JESD78 standard  | –                     | –   | 200                   | mA    |

## Operating Temperature

**Table 13. Operating Temperature**

| Symbol         | Description                 | Conditions  | Min | Typ | Max  | Units |
|----------------|-----------------------------|---|-----|-----|------|-------|
| T <sub>A</sub> | Ambient Temperature         |   | –40 | –   | +85  | °C    |
| T <sub>J</sub> | Operational Die Temperature | The temperature rise from ambient to junction is package specific. Refer the table <a href="#">Thermal Impedances per Package on page 34</a> . The user must limit the power consumption to comply with this requirement. | –40 | –   | +100 | °C    |

## DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 14. DC Chip-Level Specifications**

| Symbol            | Description                                   | Conditions  | Min  | Typ  | Max | Units |
|-------------------|---|---|------|------|-----|-------|
| V <sub>DD</sub>   | Supply Voltage                                | Refer the table <a href="#">DC POR and LVD Specifications on page 24</a>  | 1.71 | –    | 5.5 | V     |
| I <sub>DD24</sub> | Supply Current, IMO = 24 MHz                  | Conditions are V <sub>DD</sub> = 3.0V, T <sub>A</sub> = 25°C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current | –    | 2.88 | 4.0 | mA    |
| I <sub>DD12</sub> | Supply Current, IMO = 12 MHz                  | Conditions are V <sub>DD</sub> = 3.0V, T <sub>A</sub> = 25°C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current | –    | 1.71 | 2.6 | mA    |
| I <sub>DD6</sub>  | Supply Current, IMO = 6 MHz                   | Conditions are V <sub>DD</sub> = 3.0V, T <sub>A</sub> = 25°C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current   | –    | 1.16 | 1.8 | mA    |
| I <sub>SB0</sub>  | Deep Sleep Current                            | V <sub>DD</sub> = 3.0V, T <sub>A</sub> = 25°C, I/O regulator turned off   | –    | 0.1  | –   | μA    |
| I <sub>SB1</sub>  | Standby Current with POR, LVD and Sleep Timer | V <sub>DD</sub> = 3.0V, T <sub>A</sub> = 25°C, I/O regulator turned off   | –    | 1.07 | 1.5 | μA    |

## DC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and –40°C ≤ T<sub>A</sub> ≤ 85°C, 2.4V to 3.0V and –40°C ≤ T<sub>A</sub> ≤ 85°C, or 1.71V to 2.4V and –40°C ≤ T<sub>A</sub> ≤ 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 15. 3.0V to 5.5V DC GPIO Specifications**

| Symbol           | Description   | Conditions  | Min                   | Typ  | Max  | Units |
|------------------|---|---|-----------------------|------|------|-------|
| R <sub>PU</sub>  | Pull up Resistor  |   | 4                     | 5.6  | 8    | kΩ    |
| V <sub>OH1</sub> | High Output Voltage Port 2 or 3 Pins  | IOH ≤ 10 μA, maximum of 10 mA source current in all IOs                         | V <sub>DD</sub> - 0.2 | –    | –    | V     |
| V <sub>OH2</sub> | High Output Voltage Port 2 or 3 Pins  | IOH = 1 mA, maximum of 20 mA source current in all IOs                          | V <sub>DD</sub> - 0.9 | –    | –    | V     |
| V <sub>OH3</sub> | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH < 10 μA, maximum of 10 mA source current in all IOs                         | V <sub>DD</sub> - 0.2 | –    | –    | V     |
| V <sub>OH4</sub> | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH = 5 mA, maximum of 20 mA source current in all IOs                          | V <sub>DD</sub> - 0.9 | –    | –    | V     |
| V <sub>OH5</sub> | High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out       | IOH < 10 μA, V <sub>DD</sub> > 3.1V, maximum of 4 IOs all sourcing 5 mA         | 2.85                  | 3.00 | 3.3  | V     |
| V <sub>OH6</sub> | High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out       | IOH = 5 mA, V <sub>DD</sub> > 3.1V, maximum of 20 mA source current in all IOs  | 2.20                  | –    | –    | V     |
| V <sub>OH7</sub> | High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out               | IOH < 10 μA, V <sub>DD</sub> > 2.7V, maximum of 20 mA source current in all IOs | 2.35                  | 2.50 | 2.75 | V     |
| V <sub>OH8</sub> | High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out               | IOH = 2 mA, V <sub>DD</sub> > 2.7V, maximum of 20 mA source current in all IOs  | 1.90                  | –    | –    | V     |
| V <sub>OH9</sub> | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out               | IOH < 10 μA, V <sub>DD</sub> > 2.7V, maximum of 20 mA source current in all IOs | 1.60                  | 1.80 | 2.1  | V     |

**Table 16. 2.4V to 3.0V DC GPIO Specifications**

| Symbol            | Description  | Conditions   | Min                   | Typ   | Max  | Units |
|-------------------|--|--|-----------------------|-------|------|-------|
| R <sub>PU</sub>   | Pull up Resistor   |  | 4                     | 5.6   | 8    | kΩ    |
| V <sub>OH1</sub>  | High Output Voltage<br>Port 2 or 3 Pins  | I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.2 | —     | —    | V     |
| V <sub>OH2</sub>  | High Output Voltage<br>Port 2 or 3 Pins  | I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os  | V <sub>DD</sub> - 0.4 | —     | —    | V     |
| V <sub>OH3</sub>  | High Output Voltage<br>Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.2 | —     | —    | V     |
| V <sub>OH4</sub>  | High Output Voltage<br>Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os  | V <sub>DD</sub> - 0.5 | —     | —    | V     |
| V <sub>OH5A</sub> | High Output Voltage<br>Port 1 Pins with LDO Enabled for 1.8V Out               | I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.4V, maximum of 20 mA source current in all I/Os   | 1.50                  | 1.80  | 2.1  | V     |
| V <sub>OH6A</sub> | High Output Voltage<br>Port 1 Pins with LDO Enabled for 1.8V Out               | I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4V, maximum of 20 mA source current in all I/Os  | 1.20                  | —     | —    | V     |
| V <sub>OL</sub>   | Low Output Voltage   | I <sub>OL</sub> = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | —                     | —     | 0.75 | V     |
| V <sub>IL</sub>   | Input Low Voltage  |  | —                     | —     | 0.72 | V     |
| V <sub>IH</sub>   | Input High Voltage   |  | 1.4                   | —     | —    | V     |
| V <sub>H</sub>    | Input Hysteresis Voltage   |  | —                     | 80    | —    | mV    |
| I <sub>IL</sub>   | Input Leakage (Absolute Value)   |  | —                     | 0.001 | 1    | μA    |
| C <sub>PIN</sub>  | Capacitive Load on Pins  | Package and pin dependent<br>Temp = 25°C   | 0.5                   | 1.7   | 5    | pF    |

**Table 17. 1.71V to 2.4V DC GPIO Specifications**

| Symbol           | Description  | Conditions  | Min                    | Typ | Max                   | Units |
|------------------|--|---|------------------------|-----|-----------------------|-------|
| R <sub>PU</sub>  | Pull up Resistor   |   | 4                      | 5.6 | 8                     | kΩ    |
| V <sub>OH1</sub> | High Output Voltage<br>Port 2 or 3 Pins  | I <sub>OH</sub> = 10 μA, maximum of 10 mA source current in all I/Os  | V <sub>DD</sub> - 0.2  | —   | —                     | V     |
| V <sub>OH2</sub> | High Output Voltage<br>Port 2 or 3 Pins  | I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.5  | —   | —                     | V     |
| V <sub>OH3</sub> | High Output Voltage<br>Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.2  | —   | —                     | V     |
| V <sub>OH4</sub> | High Output Voltage<br>Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.5  | —   | —                     | V     |
| V <sub>OL</sub>  | Low Output Voltage   | I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | —                      | —   | 0.4                   | V     |
| V <sub>IL</sub>  | Input Low Voltage  |   | —                      | —   | 0.3 x V <sub>DD</sub> | V     |
| V <sub>IH</sub>  | Input High Voltage   |   | 0.65 x V <sub>DD</sub> | —   | —                     | V     |

### Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$ ,  $1.71\text{V} \leq \text{Vdd} \leq 5.5\text{V}$ .

**Table 21. Comparator User Module Electrical Specifications**

| Symbol            | Description              | Conditions                          | Min | Typ | Max | Units |
|-------------------|--------------------------|-------------------------------------|-----|-----|-----|-------|
| T <sub>COMP</sub> | Comparator Response Time | 50 mV overdrive                     |     | 70  | 100 | ns    |
| Offset            |                          |                                     |     | 2.5 | 30  | mV    |
| Current           |                          | Average DC current, 50 mV overdrive |     | 20  | 80  | μA    |
| PSRR              | Supply voltage >2V       | Power Supply Rejection Ratio        |     | 80  |     | dB    |
|                   | Supply voltage <2V       | Power Supply Rejection Ratio        |     | 40  |     | dB    |
| Input Range       |                          |                                     | 0   |     | 1.5 | V     |

### ADC Electrical Specifications

**Table 22. ADC User Module Electrical Specifications**

| Symbol              | Description                        | Conditions  | Min                                      | Typ                                      | Max                                      | Units |
|---------------------|------------------------------------|---|--|--|--|-------|
| <b>Input</b>        |                                    |   |  |  |  |       |
| V <sub>IN</sub>     | Input Voltage Range                | This gives 72% of maximum code  | V <sub>SS</sub>                          |  | 1.3                                      | V     |
| C <sub>IN</sub>     | Input Capacitance                  |   |  |  | 5  | pF    |
| RES                 | Resolution                         | Settings 8, 9, or 10  | 8  |  | 10                                       | Bits  |
| S8                  | 8-Bit Sample Rate                  | Data Clock set to 6 MHz.<br>Sample Rate = $0.001 / (2^{\text{Resolution}} / \text{Data clock})$ |  | 23.4375                                  |  | ksps  |
| S10                 | 10-Bit Sample Rate                 | Data Clock set to 6 MHz.<br>Sample Rate = $0.001 / (2^{\text{Resolution}} / \text{Data clock})$ |  | 5.859                                    |  | ksps  |
| <b>DC Accuracy</b>  |                                    |   |  |  |  |       |
| DNL <sup>[5]</sup>  | Differential Nonlinearity          | For any configuration   | -1                                       |  | +2                                       | LSB   |
| INL                 | Integral Nonlinearity              | For any configuration   | -2                                       |  | +2                                       | LSB   |
| E <sub>offset</sub> | Offset Error                       |   | 0  | 15                                       | 90                                       | mV    |
| I <sub>ADC</sub>    | Operating Current                  |   |  | 275                                      | 350                                      | μA    |
| F <sub>CLK</sub>    | Data Clock                         | Source is chip's internal main oscillator. See device data sheet for accuracy.                  | 2.25                                     |  | 12                                       | MHz   |
| PSRR                | Power Supply Rejection Ration      |   |  |  |  |       |
|                     | PSRR (V <sub>dd</sub> > 3.0V)      |   |  | 24                                       | dB                                       |       |
|                     | PSRR (2.2 < V <sub>dd</sub> < 3.0) |   |  | 30                                       | dB                                       |       |
|                     | PSRR (2.0 < V <sub>dd</sub> < 2.2) |   |  | 12                                       | dB                                       |       |
|                     | PSRR (V <sub>dd</sub> < 2.0)       |   |  | 0  | dB                                       |       |
| E <sub>gain</sub>   | Gain Error                         | For any resolution  | 1  |  | 5  | %FSR  |
| R <sub>IN</sub>     | Input Resistance                   | Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution.                      | $1 / (500\text{fF} * \text{Data-Clock})$ | $1 / (400\text{fF} * \text{Data-Clock})$ | $1 / (300\text{fF} * \text{Data-Clock})$ | Ω     |

**Note**

5. Monotonicity is not guaranteed.

## DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 23. DC POR and LVD Specifications**

| Symbol             | Description  | Conditions  | Min                 | Typ  | Max  | Units |
|--------------------|--|---|---------------------|------|------|-------|
| V <sub>PPOR0</sub> | Vdd Value for PPOR Trip<br>PORLEV[1:0] = 00b, HPOR = 0 | Vdd must be greater than or equal to 1.71V during startup, reset from the XRES pin, or reset from watchdog. | 1.61                | 1.66 | 1.71 | V     |
| V <sub>PPOR1</sub> | PORLEV[1:0] = 00b, HPOR = 1                            |   |                     | 2.36 | 2.41 | V     |
| V <sub>PPOR2</sub> | PORLEV[1:0] = 01b, HPOR = 1                            |   | –                   | 2.60 | 2.66 | V     |
| V <sub>PPOR3</sub> | PORLEV[1:0] = 10b, HPOR = 1                            |   |                     | 2.82 | 2.95 | V     |
| V <sub>LVD0</sub>  | Vdd Value for LVD Trip<br>VM[2:0] = 000b               |   | 2.40 <sup>[6]</sup> | 2.45 | 2.51 | V     |
| V <sub>LVD1</sub>  | VM[2:0] = 001b   |   | 2.64 <sup>[7]</sup> | 2.71 | 2.78 | V     |
| V <sub>LVD2</sub>  | VM[2:0] = 010b   |   | 2.85 <sup>[8]</sup> | 2.92 | 2.99 | V     |
| V <sub>LVD3</sub>  | VM[2:0] = 011b   |   | 2.95                | 3.02 | 3.09 | V     |
| V <sub>LVD4</sub>  | VM[2:0] = 100b   |   | 3.06                | 3.13 | 3.20 | V     |
| V <sub>LVD5</sub>  | VM[2:0] = 101b   |   | 1.84                | 1.90 | 2.32 | V     |
| V <sub>LVD6</sub>  | VM[2:0] = 110b   |   | 1.75 <sup>[9]</sup> | 1.80 | 1.84 | V     |
| V <sub>LVD7</sub>  | VM[2:0] = 111b   |   | 4.62                | 4.73 | 4.83 | V     |

## DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 24. DC Programming Specifications**

| Symbol                | Description   | Conditions   | Min             | Typ | Max                    | Units |
|-----------------------|---|--|-----------------|-----|------------------------|-------|
| V <sub>ddIWRITE</sub> | Supply Voltage for Flash Write Operations                                       |  | 1.71            | –   | 5.25                   | V     |
| I <sub>DDP</sub>      | Supply Current During Programming or Verify                                     |  | –               | 5   | 25                     | mA    |
| V <sub>ILP</sub>      | Input Low Voltage During Programming or Verify                                  | See the appropriate <a href="#">DC General Purpose IO Specifications on page 19</a>  | –               | –   | V <sub>IL</sub>        | V     |
| V <sub>IHP</sub>      | Input High Voltage During Programming or Verify                                 | See appropriate <a href="#">DC General Purpose IO Specifications on page 19</a> table on pages 15 or 16  | V <sub>IH</sub> | –   | –                      | V     |
| I <sub>ILP</sub>      | Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify | Driving internal pull down resistor  | –               | –   | 0.2                    | mA    |
| I <sub>IHP</sub>      | Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify | Driving internal pull down resistor  | –               | –   | 1.5                    | mA    |
| V <sub>OLP</sub>      | Output Low Voltage During Programming or Verify                                 |  | –               | –   | V <sub>ss</sub> + 0.75 | V     |
| V <sub>OHP</sub>      | Output High Voltage During Programming or Verify                                | See appropriate <a href="#">DC General Purpose IO Specifications on page 19</a> table on page 16. For Vdd > 3V use V <sub>OH4</sub> in <a href="#">Table 13 on page 18</a> . | V <sub>OH</sub> | –   | Vdd                    | V     |
| Flash <sub>ENPB</sub> | Flash Write Endurance   | Erase/write cycles per block   | 50,000          | –   | –                      | –     |
| Flash <sub>DR</sub>   | Flash Data Retention  | Following maximum Flash write cycles; ambient temperature of 55°C  | 10              | 20  | –                      | Years |

### Notes

6. Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.
7. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.
8. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.
9. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.




## AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 26. AC GPIO Specifications**

| Symbol     | Description   | Conditions   | Min | Typ | Max  | Units |
|------------|---|--|-----|-----|--|-------|
| $F_{GPIO}$ | GPIO Operating Frequency  | Normal Strong Mode Port 0, 1                             | 0   | –   | 6 MHz for 1.71V < Vdd < 2.4V<br>12 MHz for 2.4V < Vdd < 5.5V | MHz   |
| TRise23    | Rise Time, Strong Mode, Cload = 50 pF<br>Ports 2 or 3             | Vdd = 3.0 to 3.6V, 10% – 90%                             | 15  | –   | 80   | ns    |
| TRise23L   | Rise Time, Strong Mode Low Supply,<br>Cload = 50 pF, Ports 2 or 3 | Vdd = 1.71 to 3.0V, 10% – 90%                            | 15  | –   | 80   | ns    |
| TRise01    | Rise Time, Strong Mode, Cload = 50 pF<br>Ports 0 or 1             | Vdd = 3.0 to 3.6V, 10% – 90%<br>LDO enabled or disabled  | 10  | –   | 50   | ns    |
| TRise01L   | Rise Time, Strong Mode Low Supply,<br>Cload = 50 pF, Ports 0 or 1 | Vdd = 1.71 to 3.0V, 10% – 90%<br>LDO enabled or disabled | 10  | –   | 80   | ns    |
| TFall      | Fall Time, Strong Mode, Cload = 50 pF<br>All Ports                | Vdd = 3.0 to 3.6V, 10% – 90%                             | 10  | –   | 50   | ns    |
| TFallL     | Fall Time, Strong Mode Low Supply,<br>Cload = 50 pF, All Ports    | Vdd = 1.71 to 3.0V, 10% – 90%                            | 10  | –   | 70   | ns    |

**Figure 12. GPIO Timing Diagram**




## Packaging Information

This section illustrates the packaging specifications for the CY8C20x36/46/66/96 PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <http://www.cypress.com/design/MR10161>.

**Figure 15. 16-pin QFN No E-pad 3x3mm Package Outline (Sawn)**



### NOTES:

1. JEDEC # MD-220
2. Package Weight: 0.014g
3. DIMENSIONS IN MM, MIN MAX

001-09116 \*D

| PART NO. | DESCRIPTION |
|----------|-------------|
| LG16A    | LEAD-FREE   |
| LD16A    | STANDARD    |

## Thermal Impedances

**Table 36. Thermal Impedances per Package**

| Package                | Typical $\theta_{JA}$ <sup>[12]</sup> |
|------------------------|---------------------------------------|
| 16 QFN                 | 32.69°C/W                             |
| 24 QFN <sup>[13]</sup> | 20.90°C/W                             |
| 32 QFN <sup>[13]</sup> | 19.51°C/W                             |
| 48 SSOP                | 69°C/W                                |
| 48 QFN <sup>[13]</sup> | 17.68°C/W                             |

## Solder Reflow Peak Temperature

This table lists the minimum solder reflow peak temperature to achieve good solderability.

**Table 37. Solder Reflow Peak Temperature**

| Package | Minimum Peak Temperature <sup>[14]</sup> | Maximum Peak Temperature |
|---------|--|--------------------------|
| 16 QFN  | 240°C                                    | 260°C                    |
| 24 QFN  | 240°C                                    | 260°C                    |
| 32 QFN  | 240°C                                    | 260°C                    |
| 48 SSOP | 220°C                                    | 260°C                    |
| 48 QFN  | 240°C                                    | 260°C                    |

### Notes

12.  $T_J = T_A + \text{Power} \times \theta_{JA}$ .

13. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.

14. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are  $220 \pm 5^\circ\text{C}$  with Sn-Pb or  $245 \pm 5^\circ\text{C}$  with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

## Ordering Information

The following table lists the CY8C20x36/46/66/96 PSoC devices' key package features and ordering codes.

**Table 39. PSoC Device Key Features and Ordering Information**

| Package                                   | Ordering Code     | Flash (Bytes) | SRAM (Bytes) | CapSense Blocks | Digital I/O Pins | Analog Inputs <sup>[18]</sup> | XRES Pin | USB |
|---|-------------------|---------------|--------------|-----------------|------------------|-------------------------------|----------|-----|
| 16-Pin (3x3x0.6mm) QFN                    | CY8C20236-24LKXI  | 8K            | 1K           | 1               | 13               | 13                            | Yes      | No  |
| 16-Pin (3x3x0.6mm) QFN (Tape and Reel)    | CY8C20236-24LKXIT | 8K            | 1K           | 1               | 13               | 13                            | Yes      | No  |
| 16 Pin (3x3 x 0.6 mm) QFN                 | CY8C20246-24LKXI  | 16K           | 2K           | 1               | 13               | 13                            | Yes      | No  |
| 16 Pin (3x3 x 0.6 mm) QFN (Tape and Reel) | CY8C20246-24LKXIT | 16K           | 2K           | 1               | 13               | 13                            | Yes      | No  |
| 24-Pin (4x4x0.6mm) QFN                    | CY8C20336-24LQXI  | 8K            | 1K           | 1               | 20               | 20                            | Yes      | No  |
| 24-Pin (4x4x0.6mm) QFN (Tape and Reel)    | CY8C20336-24LQXIT | 8K            | 1K           | 1               | 20               | 20                            | Yes      | No  |
| 24 Pin (4x4 x 0.6 mm) QFN                 | CY8C20346-24LQXI  | 16K           | 2K           | 1               | 20               | 20                            | Yes      | No  |
| 24 Pin (4x4 x 0.6 mm) QFN (Tape and Reel) | CY8C20346-24LQXIT | 16K           | 2K           | 1               | 20               | 20                            | Yes      | No  |
| 24-Pin (4x4x0.6mm) QFN                    | CY8C20396-24LQXI  | 16K           | 2K           | 1               | 19               | 19                            | Yes      | Yes |
| 24-Pin (4x4x0.6mm) QFN (Tape and Reel)    | CY8C20396-24LQXIT | 16K           | 2K           | 1               | 19               | 19                            | Yes      | Yes |
| 32-Pin (5x5x0.6mm) QFN                    | CY8C20436-24LQXI  | 8K            | 1K           | 1               | 28               | 28                            | Yes      | No  |
| 32-Pin (5x5x0.6mm) QFN (Tape and Reel)    | CY8C20436-24LQXIT | 8K            | 1K           | 1               | 28               | 28                            | Yes      | No  |
| 32 Pin (5x5 x 0.6 mm) QFN                 | CY8C20446-24LQXI  | 16K           | 2K           | 1               | 28               | 28                            | Yes      | No  |
| 32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel) | CY8C20446-24LQXIT | 16K           | 2K           | 1               | 28               | 28                            | Yes      | No  |
| 32 Pin (5x5 x 0.6 mm) QFN                 | CY8C20466-24LQXI  | 32K           | 2K           | 1               | 28               | 28                            | Yes      | No  |
| 32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel) | CY8C20466-24LQXIT | 32K           | 2K           | 1               | 28               | 28                            | Yes      | No  |
| 32 Pin (5x5 x 0.6 mm) QFN                 | CY8C20496-24LQXI  | 16K           | 2K           | 1               | 25               | 25                            | Yes      | No  |
| 32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel) | CY8C20496-24LQXIT | 16K           | 2K           | 1               | 25               | 25                            | Yes      | No  |
| 48-Pin SSOP                               | CY8C20536-24PVXI  | 8K            | 1K           | 1               | 36               | 36                            | Yes      | No  |
| 48-Pin SSOP (Tape and Reel)               | CY8C20536-24PVXIT | 8K            | 1K           | 1               | 36               | 36                            | Yes      | No  |
| 48-Pin SSOP                               | CY8C20546-24PVXI  | 16K           | 2K           | 1               | 36               | 36                            | Yes      | No  |
| 48-Pin SSOP (Tape and Reel)               | CY8C20546-24PVXIT | 16K           | 2K           | 1               | 36               | 36                            | Yes      | No  |
| 48-Pin SSOP                               | CY8C20566-24PVXI  | 32K           | 2K           | 1               | 36               | 36                            | Yes      | No  |
| 48-Pin SSOP (Tape and Reel)               | CY8C20566-24PVXIT | 32K           | 2K           | 1               | 36               | 36                            | Yes      | No  |
| 48 Pin (7x7 mm) QFN                       | CY8C20636-24LTXI  | 8K            | 1K           | 1               | 36               | 36                            | Yes      | No  |
| 48 Pin (7x7 mm) QFN (Tape and Reel)       | CY8C20636-24LTXIT | 8K            | 1K           | 1               | 36               | 36                            | Yes      | No  |
| 48 Pin (7x7 mm) QFN                       | CY8C20646-24LTXI  | 16K           | 2K           | 1               | 36               | 36                            | Yes      | Yes |
| 48 Pin (7x7 mm) QFN (Tape and Reel)       | CY8C20646-24LTXIT | 16K           | 2K           | 1               | 36               | 36                            | Yes      | Yes |
| 48 Pin (7x7 mm) QFN                       | CY8C20666-24LTXI  | 32K           | 2K           | 1               | 36               | 36                            | Yes      | Yes |
| 48 Pin (7x7 mm) QFN (Tape and Reel)       | CY8C20666-24LTXIT | 32K           | 2K           | 1               | 36               | 36                            | Yes      | Yes |
| 48 Pin (7x7 mm) QFN (OCD) <sup>[4]</sup>  | CY8C20066-24LTXI  | 32K           | 2K           | 1               | 36               | 36                            | Yes      | Yes |

### Notes

18. Dual-function Digital I/O Pins also connect to the common analog mux.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

#### Products

|                  |  |
|------------------|--|
| PSoC             | <a href="http://psoc.cypress.com">psoc.cypress.com</a>         |
| Clocks & Buffers | <a href="http://clocks.cypress.com">clocks.cypress.com</a>     |
| Wireless         | <a href="http://wireless.cypress.com">wireless.cypress.com</a> |
| Memories         | <a href="http://memory.cypress.com">memory.cypress.com</a>     |
| Image Sensors    | <a href="http://image.cypress.com">image.cypress.com</a>       |

#### PSoC Solutions

|                       |  |
|-----------------------|--|
| General               | <a href="http://psoc.cypress.com/solutions">psoc.cypress.com/solutions</a>               |
| Low Power/Low Voltage | <a href="http://psoc.cypress.com/low-power">psoc.cypress.com/low-power</a>               |
| Precision Analog      | <a href="http://psoc.cypress.com/precision-analog">psoc.cypress.com/precision-analog</a> |
| LCD Drive             | <a href="http://psoc.cypress.com/lcd-drive">psoc.cypress.com/lcd-drive</a>               |
| CAN 2.0b              | <a href="http://psoc.cypress.com/can">psoc.cypress.com/can</a>                           |
| USB                   | <a href="http://psoc.cypress.com/usb">psoc.cypress.com/usb</a>                           |

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.