

Welcome to [E-XFL.COM](#)

[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance

[Embedded - Microcontrollers - Application Specific](#) represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.


What Are [Embedded - Microcontrollers - Application Specific](#)?

Application specific microcontrollers are engineered to

Details

| | |
|-------------------------|---|
| Product Status | Obsolete |
| Applications | Capacitive Sensing |
| Core Processor | M8C |
| Program Memory Type | FLASH (8kB) |
| Controller Series | CY8C20xx6 |
| RAM Size | 1K x 8 |
| Interface | I ² C, SPI |
| Number of I/O | 28 |
| Voltage - Supply | 1.71V ~ 5.5V |
| Operating Temperature | -40°C ~ 85°C |
| Mounting Type | Surface Mount |
| Package / Case | 32-UFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20436-24lqxi |

Logic Block Diagram



Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I2C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I2C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power-On-Reset) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36/46/66/96 family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in an 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PSoC® Programmable System-on-Chip™ Technical Reference Manual for CY8C20x36/46/66/96 PSoC Devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at www.cypress.com/psoc.

Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: www.cypress.com/psoc. Select Application Notes under the Documentation tab.

Development Kits

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

PSoC Designer Software Subsystems

System-Level View

The system-level view is a drag-and-drop visual embedded system design environment based on PSoC Express. In this view you solve design problems the same way you might think about the system. Select input and output devices based upon system requirements. Add a communication interface and define the interface to the system (registers). Define when and how an output device changes state based upon any/all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC devices that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.x. You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share common code editor, builder, and common debug, emulation, and programming tools.

Code Generation Tools

PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear break-points, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

1. Select Components
2. Configure Components
3. Organize and Connect
4. Generate, Verify, and Debug

Select Components

Both the system-level and chip-level views provide a library of pre-built, pre-tested hardware peripheral components. In the system-level view these components are called “drivers” and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuator).

In the chip-level view the components are called “user modules.” User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system-level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view selecting a potentiometer driver to control a variable speed fan driver and setting up the valuator to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog-to-digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, you perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.


The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

32-Pin QFN

Table 5. Pin Definitions - CY8C20436, CY8C20446, CY8C20466 PSoC Device ^[2, 3]

| Pin No. | Type | | Name | Description |
|---------|---------|--------|-------|--|
| | Digital | Analog | | |
| 1 | IOH | I | P0[1] | Integrating input |
| 2 | I/O | I | P2[7] | |
| 3 | I/O | I | P2[5] | Crystal output (XOut) |
| 4 | I/O | I | P2[3] | Crystal input (XIn) |
| 5 | I/O | I | P2[1] | |
| 6 | I/O | I | P3[3] | |
| 7 | I/O | I | P3[1] | |
| 8 | IOHR | I | P1[7] | I2C SCL, SPI SS |
| 9 | IOHR | I | P1[5] | I2C SDA, SPI MISO |
| 10 | IOHR | I | P1[3] | SPI CLK. |
| 11 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI. |
| 12 | Power | | Vss | Ground connection. |
| 13 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA., SPI CLK |
| 14 | IOHR | I | P1[2] | |
| 15 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) |
| 16 | IOHR | I | P1[6] | |
| 17 | Input | | XRES | Active high external reset with internal pull down |
| 18 | I/O | I | P3[0] | |
| 19 | I/O | I | P3[2] | |
| 20 | I/O | I | P2[0] | |
| 21 | I/O | I | P2[2] | |
| 22 | I/O | I | P2[4] | |
| 23 | I/O | I | P2[6] | |
| 24 | IOH | I | P0[0] | |
| 25 | IOH | I | P0[2] | |
| 26 | IOH | I | P0[4] | |
| 27 | IOH | I | P0[6] | |
| 28 | Power | | Vdd | Supply voltage |
| 29 | IOH | I | P0[7] | |
| 30 | IOH | I | P0[5] | |
| 31 | IOH | I | P0[3] | Integrating input |
| 32 | Power | | Vss | Ground connection |
| CP | Power | | Vss | Center pad must be connected to ground |


Figure 5. CY8C20436, CY8C20446, CY8C20466 PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

48-Pin SSOP
Table 7. Pin Definitions - CY8C20536, CY8C20546, and CY8C20566 PSoC Device^[2]

| Pin No. | Digital | Analog | Name | Description |
|---------|---------|--------|-------|--|
| 1 | IOH | I | P0[7] | |
| 2 | IOH | I | P0[5] | |
| 3 | IOH | I | P0[3] | |
| 4 | IOH | I | P0[1] | |
| 5 | I/O | I | P2[7] | |
| 6 | I/O | I | P2[5] | XTAL Out |
| 7 | I/O | I | P2[3] | XTAL In |
| 8 | I/O | I | P2[1] | |
| 9 | | | NC | No connection |
| 10 | | | NC | No connection |
| 11 | I/O | I | P4[3] | |
| 12 | I/O | I | P4[1] | |
| 13 | | | NC | No connection |
| 14 | I/O | I | P3[7] | |
| 15 | I/O | I | P3[5] | |
| 16 | I/O | I | P3[3] | |
| 17 | I/O | I | P3[1] | |
| 18 | | | NC | No connection |
| 19 | | | NC | No connection |
| 20 | IOHR | I | P1[7] | I2C SCL, SPI SS |
| 21 | IOHR | I | P1[5] | I2C SDA, SPI MISO |
| 22 | IOHR | I | P1[3] | SPI CLK |
| 23 | IOHR | I | P1[1] | TC CLK ^[1] , I2C SCL, SPI MOSI |
| 24 | | | VSS | Ground Pin |
| 25 | IOHR | I | P1[0] | TC DATA ^[1] , I2C SDA, SPI CLK |
| 26 | IOHR | I | P1[2] | |
| 27 | IOHR | I | P1[4] | EXT CLK |
| 28 | IOHR | I | P1[6] | |
| 29 | | | NC | No connection |
| 30 | | | NC | No connection |
| 31 | | | NC | No connection |
| 32 | | | NC | No connection |
| 33 | | | NC | No connection |
| 34 | | | NC | No connection |
| 35 | | | XRES | Active high external reset with internal pull down |
| 36 | I/O | I | P3[0] | |
| 37 | I/O | I | P3[2] | |
| 38 | I/O | I | P3[4] | |
| 39 | I/O | I | P3[6] | |
| 40 | I/O | I | P2[0] | |

Figure 6. CY8C20536, CY8C20546, and CY8C20566 PSoC Device



| Pin No. | Digital | Analog | Name | Description |
|---------|---------|--------|-------|-------------|
| 41 | I/O | I | P2[2] | |
| 42 | I/O | I | P2[4] | |
| 43 | I/O | I | P2[6] | |
| 44 | IOH | I | P0[0] | |
| 45 | IOH | I | P0[2] | |
| 46 | IOH | I | P0[4] | |
| 47 | IOH | I | P0[6] | |
| 48 | Power | | Vdd | Power Pin |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

48-Pin QFN
Table 8. Pin Definitions - CY8C20636 PSoC Device [2, 3]


| Pin No. | Digital | Analog | Name | Description |
|---------|---------|--------|-------|--|
| 1 | | | NC | No connection |
| 2 | I/O | I | P2[7] | |
| 3 | I/O | I | P2[5] | Crystal output (XOut) |
| 4 | I/O | I | P2[3] | Crystal input (XIn) |
| 5 | I/O | I | P2[1] | |
| 6 | I/O | I | P4[3] | |
| 7 | I/O | I | P4[1] | |
| 8 | I/O | I | P3[7] | |
| 9 | I/O | I | P3[5] | |
| 10 | I/O | I | P3[3] | |
| 11 | I/O | I | P3[1] | |
| 12 | IOHR | I | P1[7] | I2C SCL, SPI SS |
| 13 | IOHR | I | P1[5] | I2C SDA, SPI MISO |
| 14 | | | NC | No connection |
| 15 | | | NC | No connection |
| 16 | IOHR | I | P1[3] | SPI CLK |
| 17 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI |
| 18 | Power | | Vss | Ground connection |
| 19 | | | DNU | |
| 20 | | | DNU | |
| 21 | Power | | Vdd | Supply voltage |
| 22 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA, SPI CLK |
| 23 | IOHR | I | P1[2] | |
| 24 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) |
| 25 | IOHR | I | P1[6] | |
| 26 | Input | | XRES | Active high external reset with internal pull down |
| 27 | I/O | I | P3[0] | |
| 28 | I/O | I | P3[2] | |
| 29 | I/O | I | P3[4] | |
| 30 | I/O | I | P3[6] | |
| 31 | I/O | I | P4[0] | |
| 32 | I/O | I | P4[2] | |
| 33 | I/O | I | P2[0] | |
| 34 | I/O | I | P2[2] | |
| 35 | I/O | I | P2[4] | |
| 36 | I/O | I | P2[6] | |
| 37 | IOH | I | P0[0] | |
| 38 | IOH | I | P0[2] | |
| 39 | IOH | I | P0[4] | |
| 40 | IOH | I | P0[6] | |
| 41 | Power | | Vdd | Supply voltage |
| 42 | | | NC | No connection |
| 43 | | | NC | No connection |
| 44 | IOH | I | P0[7] | |
| 45 | IOH | I | P0[5] | |
| 46 | IOH | I | P0[3] | Integrating input |
| 47 | Power | | Vss | Ground connection |
| 48 | IOH | I | P0[1] | |
| CP | Power | | Vss | Center pad must be connected to ground |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Figure 7. CY8C20636 PSoC Device


48-Pin QFN with USB
Table 9. Pin Definitions - CY8C20646, CY8C20666 PSoC Device [2, 3]

| Pin No. | Digital | Analog | Name | Description |
|---------|---------|--------|-------|--|
| 1 | | | NC | No connection |
| 2 | I/O | I | P2[7] | |
| 3 | I/O | I | P2[5] | Crystal output (XOut) |
| 4 | I/O | I | P2[3] | Crystal input (XIn) |
| 5 | I/O | I | P2[1] | |
| 6 | I/O | I | P4[3] | |
| 7 | I/O | I | P4[1] | |
| 8 | I/O | I | P3[7] | |
| 9 | I/O | I | P3[5] | |
| 10 | I/O | I | P3[3] | |
| 11 | I/O | I | P3[1] | |
| 12 | IOHR | I | P1[7] | I2C SCL, SPI SS |
| 13 | IOHR | I | P1[5] | I2C SDA, SPI MISO |
| 14 | | | NC | No connection |
| 15 | | | NC | No connection |
| 16 | IOHR | I | P1[3] | SPI CLK |
| 17 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI |
| 18 | Power | | Vss | Ground connection |
| 19 | I/O | | D+ | USB D+ |
| 20 | I/O | | D- | USB D- |
| 21 | Power | | Vdd | Supply voltage |
| 22 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA, SPI CLK |
| 23 | IOHR | I | P1[2] | |
| 24 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) |
| 25 | IOHR | I | P1[6] | |
| 26 | Input | | XRES | Active high external reset with internal pull down |
| 27 | I/O | I | P3[0] | |
| 28 | I/O | I | P3[2] | |
| 29 | I/O | I | P3[4] | |
| 30 | I/O | I | P3[6] | |
| 31 | I/O | I | P4[0] | |
| 32 | I/O | I | P4[2] | |
| 33 | I/O | I | P2[0] | |
| 34 | I/O | I | P2[2] | |
| 35 | I/O | I | P2[4] | |
| 36 | I/O | I | P2[6] | |
| 37 | IOH | I | P0[0] | |
| 38 | IOH | I | P0[2] | |
| 39 | IOH | I | P0[4] | |

Figure 8. CY8C20646, CY8C20666 PSoC Device


| Pin No. | Digital | Analog | Name | Description |
|---------|---------|--------|-------|--|
| 40 | IOH | I | P0[6] | |
| 41 | Power | | Vdd | Supply voltage |
| 42 | | | NC | No connection |
| 43 | | | NC | No connection |
| 44 | IOH | I | P0[7] | |
| 45 | IOH | I | P0[5] | |
| 46 | IOH | I | P0[3] | Integrating input |
| 47 | Power | | Vss | Ground connection |
| 48 | IOH | I | P0[1] | |
| CP | Power | | Vss | Center pad must be connected to ground |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Table 16. 2.4V to 3.0V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-------------------|--|--|-----------------------|-------|------|-------|
| R _{PU} | Pull up Resistor | | 4 | 5.6 | 8 | kΩ |
| V _{OH1} | High Output Voltage Port 2 or 3 Pins | I _{OH} < 10 μA, maximum of 10 mA source current in all IOs | V _{DD} - 0.2 | — | — | V |
| V _{OH2} | High Output Voltage Port 2 or 3 Pins | I _{OH} = 0.2 mA, maximum of 10 mA source current in all IOs | V _{DD} - 0.4 | — | — | V |
| V _{OH3} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I _{OH} < 10 μA, maximum of 10 mA source current in all IOs | V _{DD} - 0.2 | — | — | V |
| V _{OH4} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I _{OH} = 2 mA, maximum of 10 mA source current in all IOs | V _{DD} - 0.5 | — | — | V |
| V _{OH5A} | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out | I _{OH} < 10 μA, V _{DD} > 2.4V, maximum of 20 mA source current in all IOs | 1.50 | 1.80 | 2.1 | V |
| V _{OH6A} | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out | I _{OH} = 1 mA, V _{DD} > 2.4V, maximum of 20 mA source current in all IOs | 1.20 | — | — | V |
| V _{OL} | Low Output Voltage | I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | — | — | 0.75 | V |
| V _{IL} | Input Low Voltage | | — | — | 0.72 | V |
| V _{IH} | Input High Voltage | | 1.4 | — | — | V |
| V _H | Input Hysteresis Voltage | | — | 80 | — | mV |
| I _{IL} | Input Leakage (Absolute Value) | | — | 0.001 | 1 | μA |
| C _{PIN} | Capacitive Load on Pins | Package and pin dependent Temp = 25°C | 0.5 | 1.7 | 5 | pF |

Table 17. 1.71V to 2.4V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|------------------|--|---|------------------------|-----|-----------------------|-------|
| R _{PU} | Pull up Resistor | | 4 | 5.6 | 8 | kΩ |
| V _{OH1} | High Output Voltage Port 2 or 3 Pins | I _{OH} = 10 μA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.2 | — | — | V |
| V _{OH2} | High Output Voltage Port 2 or 3 Pins | I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.5 | — | — | V |
| V _{OH3} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I _{OH} = 100 μA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.2 | — | — | V |
| V _{OH4} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.5 | — | — | V |
| V _{OL} | Low Output Voltage | I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | — | — | 0.4 | V |
| V _{IL} | Input Low Voltage | | — | — | 0.3 x V _{DD} | V |
| V _{IH} | Input High Voltage | | 0.65 x V _{DD} | — | — | V |

Table 17. 1.71V to 2.4V DC GPIO Specifications (continued)

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-----------|--------------------------------|--|-----|-------|-----|---------|
| V_H | Input Hysteresis Voltage | | – | 80 | – | mV |
| I_{IL} | Input Leakage (Absolute Value) | | – | 0.001 | 1 | μA |
| C_{PIN} | Capacitive Load on Pins | Package and pin dependent Temp = 25°C | 0.5 | 1.7 | 5 | pF |

Table 18. DC Characteristics – USB Interface

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|--------|--------------------------------------|-----------------------------|-------|------|-------|------------|
| Rusbi | USB D+ Pull Up Resistance | With idle bus | 0.900 | - | 1.575 | k Ω |
| Rusba | USB D+ Pull Up Resistance | While receiving traffic | 1.425 | - | 3.090 | k Ω |
| Vohusb | Static Output High | | 2.8 | - | 3.6 | V |
| Volusb | Static Output Low | | | - | 0.3 | V |
| Vdi | Differential Input Sensitivity | | 0.2 | - | | V |
| Vcm | Differential Input Common Mode Range | | 0.8 | - | 2.5 | V |
| Vse | Single Ended Receiver Threshold | | 0.8 | - | 2.0 | V |
| Cin | Transceiver Capacitance | | | - | 50 | pF |
| Iio | Hi-Z State Data Line Leakage | On D+ or D- line | -10 | - | +10 | μA |
| Rps2 | PS/2 Pull Up Resistance | | 3 | 5 | 7 | k Ω |
| Rext | External USB Series Resistor | In series with each USB pin | 21.78 | 22.0 | 22.22 | Ω |

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Analog Mux Bus Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-----------|--|------------|-----|-----|-----|----------|
| R_{SW} | Switch Resistance to Common Analog Bus | | – | – | 800 | Ω |
| R_{GND} | Resistance of Initialization Switch to Vss | | – | – | 800 | Ω |

The maximum pin voltage for measuring R_{SW} and R_{GND} is 1.8V

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 20. DC Comparator Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-------------|--|--------------------------------|-----|-----|-----|---------|
| V_{LPC} | Low Power Comparator (LPC) common mode | Maximum voltage limited to Vdd | 0.0 | – | 1.8 | V |
| I_{LPC} | LPC supply current | | – | 10 | 40 | μA |
| V_{OSLPC} | LPC voltage offset | | – | 2.5 | 30 | mV |

DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. DC POR and LVD Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|--------------------|--|---|---------------------|------|------|-------|
| V _{PPOR0} | Vdd Value for PPOR Trip PORLEV[1:0] = 00b, HPOR = 0 | Vdd must be greater than or equal to 1.71V during startup, reset from the XRES pin, or reset from watchdog. | 1.61 | 1.66 | 1.71 | V |
| V _{PPOR1} | PORLEV[1:0] = 00b, HPOR = 1 | | | 2.36 | 2.41 | V |
| V _{PPOR2} | PORLEV[1:0] = 01b, HPOR = 1 | | – | 2.60 | 2.66 | V |
| V _{PPOR3} | PORLEV[1:0] = 10b, HPOR = 1 | | | 2.82 | 2.95 | V |
| V _{LVD0} | Vdd Value for LVD Trip VM[2:0] = 000b | | 2.40 ^[6] | 2.45 | 2.51 | V |
| V _{LVD1} | VM[2:0] = 001b | | 2.64 ^[7] | 2.71 | 2.78 | V |
| V _{LVD2} | VM[2:0] = 010b | | 2.85 ^[8] | 2.92 | 2.99 | V |
| V _{LVD3} | VM[2:0] = 011b | | 2.95 | 3.02 | 3.09 | V |
| V _{LVD4} | VM[2:0] = 100b | | 3.06 | 3.13 | 3.20 | V |
| V _{LVD5} | VM[2:0] = 101b | | 1.84 | 1.90 | 2.32 | V |
| V _{LVD6} | VM[2:0] = 110b | | 1.75 ^[9] | 1.80 | 1.84 | V |
| V _{LVD7} | VM[2:0] = 111b | | 4.62 | 4.73 | 4.83 | V |

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. DC Programming Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-----------------------|---|--|-----------------|-----|------------------------|-------|
| V _{ddIWRITE} | Supply Voltage for Flash Write Operations | | 1.71 | – | 5.25 | V |
| I _{DDP} | Supply Current During Programming or Verify | | – | 5 | 25 | mA |
| V _{ILP} | Input Low Voltage During Programming or Verify | See the appropriate DC General Purpose IO Specifications on page 19 | – | – | V _{IL} | V |
| V _{IHP} | Input High Voltage During Programming or Verify | See appropriate DC General Purpose IO Specifications on page 19 table on pages 15 or 16 | V _{IH} | – | – | V |
| I _{ILP} | Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify | Driving internal pull down resistor | – | – | 0.2 | mA |
| I _{IHP} | Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify | Driving internal pull down resistor | – | – | 1.5 | mA |
| V _{OLP} | Output Low Voltage During Programming or Verify | | – | – | V _{ss} + 0.75 | V |
| V _{OHP} | Output High Voltage During Programming or Verify | See appropriate DC General Purpose IO Specifications on page 19 table on page 16. For Vdd > 3V use V _{OH4} in Table 13 on page 18 . | V _{OH} | – | V _{dd} | V |
| Flash _{ENPB} | Flash Write Endurance | Erase/write cycles per block | 50,000 | – | – | – |
| Flash _{DR} | Flash Data Retention | Following maximum Flash write cycles; ambient temperature of 55°C | 10 | 20 | – | Years |

Notes

6. Always greater than 50 mV above V_{PPOR1} voltage for falling supply.
7. Always greater than 50 mV above V_{PPOR2} voltage for falling supply.
8. Always greater than 50 mV above V_{PPOR3} voltage for falling supply.
9. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.

Table 27.AC Characteristics – USB Data Timings

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|--------------------|--|--------------------|----------|-----|------------|-------|
| Td _{rate} | Full speed data rate | Average bit rate | 12–0.25% | 12 | 12 + 0.25% | MHz |
| Td _{j1} | Receiver data jitter tolerance | To next transition | -18.5 | – | 18.5 | ns |
| Td _{j2} | Receiver data jitter tolerance | To pair transition | -9 | – | 9 | ns |
| Tud _{j1} | Driver differential jitter | To next transition | -3.5 | – | 3.5 | ns |
| Tud _{j2} | Driver differential jitter | To pair transition | -4.0 | – | 4.0 | ns |
| Tf _{deop} | Source jitter for differential transition | To SE0 transition | -2 | – | 5 | ns |
| Tf _{eopt} | Source SE0 interval of EOP | | 160 | – | 175 | ns |
| Tf _{eopr} | Receiver SE0 interval of EOP | | 82 | – | | ns |
| Tf _{st} | Width of SE0 interval during differential transition | | | – | 14 | ns |

Table 28.AC Characteristics – USB Driver

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|------------------|---------------------------------|------------|-------|-----|-------|-------|
| Tr | Transition rise time | 50 pF | 4 | – | 20 | ns |
| Tf | Transition fall time | 50 pF | 4 | – | 20 | ns |
| TR | Rise/fall time matching | | 90.00 | – | 111.1 | % |
| V _{crs} | Output signal crossover voltage | | 1.3 | – | 2.0 | V |

AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Low Power Comparator Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|------------------|---|--|-----|-----|-----|-------|
| T _{LPC} | Comparator Response Time, 50 mV Overdrive | 50 mV overdrive does not include offset voltage. | | | 100 | ns |

AC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 30. AC Analog Mux Bus Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-----------------|-------------|---|-----|-----|-----|-------|
| F _{SW} | Switch Rate | Maximum pin voltage when measuring switch rate is 1.8Vp-p | – | – | 6.3 | MHz |

AC External Clock Specifications


The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 31. AC External Clock Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|---------------------|------------------------|------------|-------|-----|------|-------|
| F _{OSCEXT} | Frequency | | 0.750 | – | 25.2 | MHz |
| – | High Period | | 20.6 | – | 5300 | ns |
| – | Low Period | | 20.6 | – | – | ns |
| – | Power Up IMO to Switch | | 150 | – | – | μs |

AC Programming Specifications

Figure 13. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 32. AC Programming Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|--------------|---|---|-----|-----|-----|---------|
| T_{RCLK} | Rise Time of SCLK | | 1 | – | 20 | ns |
| T_{FCLK} | Fall Time of SCLK | | 1 | – | 20 | ns |
| T_{SSCLK} | Data Set up Time to Falling Edge of SCLK | | 40 | – | – | ns |
| T_{HSCLK} | Data Hold Time from Falling Edge of SCLK | | 40 | – | – | ns |
| F_{SCLK} | Frequency of SCLK | | 0 | – | 8 | MHz |
| T_{ERASEB} | Flash Erase Time (Block) | | – | – | 18 | ms |
| T_{WRITE} | Flash Block Write Time | | – | – | 25 | ms |
| T_{DSCLK} | Data Out Delay from Falling Edge of SCLK | $3.6 < V_{dd}$ | – | – | 60 | ns |
| T_{DSCLK3} | Data Out Delay from Falling Edge of SCLK | $3.0 \leq V_{dd} \leq 3.6$ | – | – | 85 | ns |
| T_{DSCLK2} | Data Out Delay from Falling Edge of SCLK | $1.71 \leq V_{dd} \leq 3.0$ | – | – | 130 | ns |
| T_{XRST3} | External Reset Pulse Width after Power Up | Required to enter programming mode when coming out of sleep | 263 | – | – | μ s |


AC I2C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 33. AC Characteristics of the I2C SDA and SCL Pins

| Symbol | Description | Standard Mode | | Fast Mode | | Units |
|----------------|--|---------------|-----|---------------------|-----|---------|
| | | Min | Max | Min | Max | |
| $F_{SCL I2C}$ | SCL Clock Frequency | 0 | 100 | 0 | 400 | kHz |
| $T_{HDSTAI2C}$ | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0 | — | 0.6 | — | μ s |
| T_{LOWI2C} | LOW Period of the SCL Clock | 4.7 | — | 1.3 | — | μ s |
| $T_{HIGHI2C}$ | HIGH Period of the SCL Clock | 4.0 | — | 0.6 | — | μ s |
| $T_{SUSTAI2C}$ | Setup Time for a Repeated START Condition | 4.7 | — | 0.6 | — | μ s |
| $T_{HDDATI2C}$ | Data Hold Time | 0 | — | 0 | — | μ s |
| $T_{SUDATI2C}$ | Data Setup Time | 250 | — | 100 ^[11] | — | ns |
| $T_{SUSTOI2C}$ | Setup Time for STOP Condition | 4.0 | — | 0.6 | — | μ s |
| T_{BUFI2C} | Bus Free Time Between a STOP and START Condition | 4.7 | — | 1.3 | — | μ s |
| T_{SPI2C} | Pulse Width of spikes are suppressed by the input filter. | — | — | 0 | 50 | ns |

Figure 14. Definition for Timing for Fast/Standard Mode on the I²C Bus



Note

11. A Fast-Mode I2C-bus device can be used in a Standard Mode I2C-bus system, but the requirement $t_{SU,DAT} \geq 250$ ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{rmax} + t_{SU,DAT} = 1000 + 250 = 1250$ ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Table 34. SPI Master AC Specifications

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-----------------|-------------------------|---------------------------------------|-----------|-----|--------|-------|
| F_{SCLK} | SCLK clock frequency | $V_{DD} \geq 2.4V$ $V_{DD} < 2.4V$ | | | 6 3 | MHz |
| DC | SCLK duty cycle | | | 50 | | % |
| T_{SETUP} | MISO to SCLK setup time | $V_{DD} \geq 2.4V$ $V_{DD} < 2.4V$ | 60 100 | | | ns |
| T_{HOLD} | SCLK to MISO hold time | | 40 | | | ns |
| T_{OUT_VAL} | SCLK to MOSI valid time | | | | 40 | ns |
| T_{OUT_HIGH} | MOSI high time | | 40 | | | ns |

Table 35. SPI Slave AC Specifications


| Symbol | Description | Conditions | Min | Typ | Max | Units |
|------------------|--------------------------------|---------------------------------------|--------|-----|---------|-------|
| F_{SCLK} | SCLK clock frequency | $V_{DD} \geq 2.4V$ $V_{DD} < 2.4V$ | | | 12 6 | MHz |
| T_{LOW} | SCLK low time | | 41.67 | | | ns |
| T_{HIGH} | SCLK high time | | 41.67 | | | ns |
| T_{SETUP} | MOSI to SCLK setup time | | 30 | | | ns |
| T_{HOLD} | SCLK to MOSI hold time | | 50 | | | ns |
| T_{SS_MISO} | SS high to MISO valid | | | | 153 | ns |
| T_{SCLK_MISO} | SCLK to MISO valid | | | | 125 | ns |
| T_{SS_HIGH} | SS high time | | | | 50 | ns |
| T_{SS_CLK} | Time from SS low to first SCLK | | 2/SCLK | | | ns |
| T_{CLK_SS} | Time from last SCLK to SS high | | 2/SCLK | | | ns |

Packaging Information

This section illustrates the packaging specifications for the CY8C20x36/46/66/96 PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <http://www.cypress.com/design/MR10161>.

Figure 15. 16-pin QFN No E-pad 3x3mm Package Outline (Sawn)




| PART NO. | DESCRIPTION |
|----------|-------------|
| LG16A | LEAD-FREE |
| LD16A | STANDARD |

NOTES:


1. JEDEC # MD-220
2. Package Weight: 0.014g
3. DIMENSIONS IN MM, MIN MAX

001-09116 *D

Figure 16. 24-Pin (4x4 x 0.6 mm) QFN




NOTES :


1.  HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. UNIT PACKAGE WEIGHT : 0.024 grams
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *B

Figure 17. 32-Pin (5x5 x 0.6 mm) QFN



NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. PACKAGE WEIGHT: 0.0388g
4. DIMENSIONS ARE IN MILLIMETERS

001-42168 °C

Thermal Impedances

Table 36. Thermal Impedances per Package

| Package | Typical θ_{JA} ^[12] |
|------------------------|---------------------------------------|
| 16 QFN | 32.69°C/W |
| 24 QFN ^[13] | 20.90°C/W |
| 32 QFN ^[13] | 19.51°C/W |
| 48 SSOP | 69°C/W |
| 48 QFN ^[13] | 17.68°C/W |

Solder Reflow Peak Temperature

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 37. Solder Reflow Peak Temperature

| Package | Minimum Peak Temperature ^[14] | Maximum Peak Temperature |
|---------|--|--------------------------|
| 16 QFN | 240°C | 260°C |
| 24 QFN | 240°C | 260°C |
| 32 QFN | 240°C | 260°C |
| 48 SSOP | 220°C | 260°C |
| 48 QFN | 240°C | 260°C |

Notes

12. $T_J = T_A + \text{Power} \times \theta_{JA}$.

13. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.

14. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are $220 \pm 5^\circ\text{C}$ with Sn-Pb or $245 \pm 5^\circ\text{C}$ with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

Document History Page

| Document Title: CY8C20x36/46/66/96 CapSense® Applications Document Number: 001-12696 | | | | |
|---|---------|----------------------|-----------------|--|
| Revision | ECN | Origin of Change | Submission Date | Description of Change |
| ** | 766857 | HMT | See ECN | New silicon and document (Revision **). |
| *A | 1242866 | HMT | See ECN | Add features. Update all applicable sections. Update specs. Fix 24-pin QFN pinout moving pins inside. Update package revisions. Update and add to Emulation and Programming Accessories table. |
| *B | 2174006 | AESA | See ECN | Added 48-Pin SSOP Part Pinout Modified symbol R_{VDD} to R_{GND} in Table DC Analog Mux Bus Specification Added footnote in Table DC Analog Mux Bus Specification Added 16K FLASH Parts. Updated Notes, Package Diagrams and Ordering Information table. Updated Thermal Impedance and Solder Reflow tables |
| *C | 2587518 | TOF/JASM/MNU/ HMT | 10/13/08 | Converted from Preliminary to Final Fixed broken links. Updated data sheet template. Added operating voltage ranges with USB ADC resolution changed from 10-bit to 8-bit Included ADC specifications table Included Comparator specification table Included Voh7, Voh8, Voh9, Voh10 specs Flash data retention – condition added to Note Input leakage spec changed to 1 μ A max GPIO rise time for ports 0,1 and ports 2,3 made common AC Programming specifications updated Included AC Programming cycle timing diagram AC SPI specification updated The VIH for $3.0 < V_{dd} < 2.4$ changed to 1.6 from 2.0 Added USB specification Added SPI CLK to P1[0] Updated package diagrams Updated thermal impedances for QFN packages Updated F_{GPIO} parameter in Table 23 Updated voltage ranges for F_{SPIM} and F_{SPIS} in Table 30 Update Development Tools, add Designing with PSoC Designer. Edit, fix links, notes and table format. Update R_{IN} formula, fix TRise parameter names in GPIO figure, fix Switch Rate note. Update maximum data in Table 20. DC POR and LVD Specifications. |
| *D | 2649637 | SNV/AESA | 03/17/2009 | Changed title to “CY8C20x36/46/66, CY8C20396 CapSense™ Applications”. Updated data sheet Features, pin information, and ordering information sections. Updated package diagram 001-42168 to *C. |
| *E | 2700196 | SNV/PYRS | 04/30/2009 | Added part numbers CY8C20496, CY8C20536, CY8C20546, CY8C20636, CY8C20646 Updated Features on page 1 Added 48-Pin QFN without USB pin Diagram and Pin Definition table Added 32-Pin QFN (with USB) package Added SPI Master and Slave AC Specifications Updated Emulations and Programming Accessories Table on page 33 Updated Ordering Information on page 37 Removed reference to Hi-Tech C Compiler in Development Tool Selection on page 35 |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

| | |
|------------------|--|
| PSoC | psoc.cypress.com |
| Clocks & Buffers | clocks.cypress.com |
| Wireless | wireless.cypress.com |
| Memories | memory.cypress.com |
| Image Sensors | image.cypress.com |

PSoC Solutions

| | |
|-----------------------|--|
| General | psoc.cypress.com/solutions |
| Low Power/Low Voltage | psoc.cypress.com/low-power |
| Precision Analog | psoc.cypress.com/precision-analog |
| LCD Drive | psoc.cypress.com/lcd-drive |
| CAN 2.0b | psoc.cypress.com/can |
| USB | psoc.cypress.com/usb |

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.