

Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced

microcontrollers, application-specific microcontrollers a optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application enecific microcontrollers are engineered to

Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8C20xx6
RAM Size	2K x 8
Interface	I ² C, SPI
Number of I/O	28
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20446-24lqxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

Both the system-level and chip-level views provide a library of pre-built, pre-tested hardware peripheral components. In the system-level view these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view the components are called "user modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system-level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog-to-digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, you perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Page 6 of 39



Pinouts

The CY8C20x36/46/66/96 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, Vss, Vdd, and XRES are not capable of Digital I/O.

16-Pin QFN (No E-Pad)

Table 2. Pin Definitions - CY8C20236, CY8C20246 PSoC Device [2]

Pin	Ту	pe	Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	IOHR	I	P1[7]	I2C SCL, SPI SS
4	IOHR	I	P1[5]	I2C SDA, SPI MISO
5	IOHR	I	P1[3]	SPI CLK
6	IOHR	I	P1[1]	ISSP CLK ^[1] , I2C SCL, SPI MOSI
7	Po	wer	Vss	Ground connection
8	IOHR	I	P1[0]	ISSP DATA ^[1] , I2C SDA, SPI CLK
9	IOHR	I	P1[2]	
10	IOHR	I	P1[4]	Optional external clock (EXTCLK)
11	In	put	XRES	Active high external reset with internal pull down
12	IOH	I	P0[4]	
13	Po	wer	Vdd	Supply voltage
14	IOH	I	P0[7]	
15	IOH	I	P0[3]	Integrating input
16	IOH	I	P0[1]	Integrating input

AI, XOut, P2[5]
AI, XIn, P2[3]
AI, 2C SCL, SPI SS, P1[7]
AI, 2C SDA, SPI MISO, P1[5]

AI, 12C SDA, SPI MISO, P1[5]

AI, 15C SDA, SPI MISO, P1[5]

Figure 2. CY8C20236, CY8C20246 PSoC Device

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

^{1.} These are the ISSP pins, which are not High Z at POR (Power On Reset).

^{2.} During power up or reset event, device P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter any issues.




24-Pin QFN with USB

Table 4. Pin Definitions - CY8C20396 PSoC Device $\ ^{[2,\ 3]}$

Pin No.	Тур	ре	Nome	Description
PIII NO.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	
2	I/O	I	P2[3]	
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I2C SCL, SPI SS
5	IOHR	I	P1[5]	I2C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK, I2C SCL, SPI MOSI
8	Pow	/er	VSS	Ground
9	I/O	I	D+	USB D+
10	I/O	I	D-	USB D-
11	Pow	ver	VDD	Supply
12	IOHR	I	P1[0]	ISSP DATA, I2C SDA
13	IOHR	I	P1[2]	
14	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
15	IOHR	I	P1[6]	
16	RESET	INPUT	XRES	Active high external reset with internal pull down
17	IOH	I	P0[0]	
18	IOH	I	P0[2]	
19	IOH	I	P0[4]	
20	IOH	I	P0[6]	
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
СР	Pow	ver	VSS	Thermal pad must be connected to Ground

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output






32-Pin QFN

Table 5. Pin Definitions - CY8C20436, CY8C20446, CY8C20466 PSoC Device $^{[2,\,3]}$

Pin	Ту	/pe	Name	Description
No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating input
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I2C SCL, SPI SS
9	IOHR	I	P1[5]	I2C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK ^[1] , I2C SCL, SPI MOSI.
12	Po	wer	Vss	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA ^[1] , I2C SDA., SPI CLK
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P2[0]	
21	I/O	I	P2[2]	
22	I/O	I	P2[4]	
23	I/O	I	P2[6]	
24	IOH	I	P0[0]	
25	IOH	I	P0[2]	
26	IOH	I	P0[4]	
27	IOH	I	P0[6]	
28	Po	wer	Vdd	Supply voltage
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	Integrating input
32	Po	wer	Vss	Ground connection
СР	Po	wer	Vss	Center pad must be connected to ground

Figure 5. CY8C20436, CY8C20446, CY8C20466 PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.



48-Pin SSOP

Table 7. Pin Definitions - CY8C20536, CY8C20546, and CY8C20566 PSoC Device $\sp[2]$

Pin No.	Digital	Analog	Name	Description	Figu	ıre 6.	CY8	C20536	, CY8C205	546, a	nd CY8C20566 PSoC Device
Pin	Dig	Ana	Hame	Bescription				AI, P0[7] 1		48 V DD
1	IOH		P0[7]						5] = 2 3] = 3		47 P0[6], AI 46 P0[4], AI
2	IOH	I	P0[5]					Al Po[1] = 4 7] = 5		45 P0[2], AI
3	IOH	I	P0[3]				XT	ALOUT, P2I	51= 6		44 P0[0], AI 43 P2[6], AI
4	IOH	I	P0[1]				Х	TALIN, P2[3 AI, P2[1	7		42 P2[4], AI
5	I/O	I	P2[7]						C = 9		41 P2[2], AI 40 P2[0], AI
6	I/O	I	P2[5]	XTAL Out					C ■ 10 3]■ 11		39 P3[6], AI
7	I/O	I	P2[3]	XTAL In					41 40	SOP	38 P3[4], AI 37 P3[2], AI
8	I/O	I	P2[1]						C = 13 7]= 14	JOF	36 P3[0], AI 35 XRES
9			NC	No connection					7] = 14 5] = 15		35 NC
10			NC	No connection				AI, P3[3]= 16		33 - NC
11	I/O	I	P4[3]						1]■ 17 C ■ 18		32 NC 31 NC
12	I/O	I	P4[1]			100	2001	N	C 🗖 19		30 NC
13			NC	No connection		I2C S	DA, SP	SPI SS, P1['I MISO, P1[7] 2 0 5] 2 1		29 NC 28 P1[6], AI
14	I/O	I	P3[7]				5	PI CLK, P1	31= 22		27 P1[4], EXT CLK
15	I/O	I	P3[5]		TC CL	K, 12C S	SCL, SP	NOSI, P1[VS	1]■ 23 S■ 24		26 P1[2], AI 25 P1[0], TC DATA, I2C SDA, SPI CLK
16	I/O	I	P3[3]								20
17	I/O	I	P3[1]								
18			NC	No connection							
19			NC	No connection							
20	IOHR	I	P1[7]	I2C SCL, SPI SS							
21	IOHR	I	P1[5]	I2C SDA, SPI MISO							
22	IOHR	I	P1[3]	SPI CLK							
23	IOHR	I	P1[1]	TC CLK ^[1] , I2C SCL, SPI MOSI							
24			VSS	Ground Pin							
25	IOHR	I	P1[0]	TC DATA ^[1] , I2C SDA, SPI CLK							
26	IOHR	I	P1[2]								
27	IOHR	I	P1[4]	EXT CLK							
28	IOHR	I	P1[6]								
29			NC	No connection							
30			NC	No connection							
31			NC	No connection							
32			NC	No connection	Pin No.	Digital	Analog	Name			Description
33			NC	No connection	41	I/O	I	P2[2]			
34			NC	No connection	42	I/O	I	P2[4]			
35			XRES	Active high external reset with internal pull down	43	I/O	I	P2[6]			
36	I/O	I	P3[0]		44	IOH	I	P0[0]			
37	I/O	1	P3[2]		45	IOH	I	P0[2]			
38	I/O	1	P3[4]		46	IOH	I	P0[4]			
39	I/O	1	P3[6]		47	IOH	I	P0[6]			
40	I/O	I	P2[0]		48	Powe	er	Vdd	Power Pin		

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ NC = No \ Connection, \ H = 5 \ mA \ High \ Output \ Drive, \ R = Regulated \ Output \ Option.$

Document Number: 001-12696 Rev. *E Page 13 of 39




48-Pin QFN

Table 8. Pin Definitions - CY8C20636 PSoC Device [2, 3]

Pin No.	Digital	Analog	Name	Description
1			NC	No connection
2	I/O	ı	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P4[3]	
7	I/O	I	P4[1]	
8	I/O	I	P3[7]	
9	I/O	ı	P3[5]	
10	I/O	ı	P3[3]	
11	I/O	ı	P3[1]	
12	IOHR	ı	P1[7]	I2C SCL, SPI SS
13	IOHR	ı	P1[5]	I2C SDA, SPI MISO
14			NC	No connection
15			NC	No connection
16	IOHR	ı	P1[3]	SPI CLK
17	IOHR	ı	P1[1]	ISSP CLK ^[1] , I2C SCL, SPI MOSI
18	Pow	er	Vss	Ground connection
19			DNU	
20			DNU	
21	Pow	er	Vdd	Supply voltage
22	IOHR	ı	P1[0]	ISSP DATA ^[1] , I2C SDA, SPI CLK
23	IOHR	ı	P1[2]	
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
25	IOHR	I	P1[6]	
26	Inp	ut	XRES	Active high external reset with internal pull down
27	I/O	ı	P3[0]	
28	I/O	ı	P3[2]	
29	I/O	I	P3[4]	

Figure 7. CY8C20636 PSoC Device



27	1/0	ı	P3[0]					
28	I/O	I	P3[2]					
29	I/O	I	P3[4]	Pin No.	Digital	Analog	Name	Description
30	I/O	_	P3[6]	40	IOH	I	P0[6]	
31	I/O	I	P4[0]	41	Pov	ver	Vdd	Supply voltage
32	I/O	I	P4[2]	42			NC	No connection
33	I/O	I	P2[0]	43			NC	No connection
34	I/O	I	P2[2]	44	IOH	1	P0[7]	
35	I/O	I	P2[4]	45	IOH	1	P0[5]	
36	I/O	I	P2[6]	46	IOH	1	P0[3]	Integrating input
37	IOH	I	P0[0]	47	Pov	ver	Vss	Ground connection
38	IOH	ı	P0[2]	48	IOH	I	P0[1]	
39	IOH	ı	P0[4]	СР	Pov	ver	Vss	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-12696 Rev. *E Page 14 of 39



48-Pin QFN with USB

Table 9. Pin Definitions - CY8C20646, CY8C20666 PSoC Device $^{[2,\;3]}$

Pin No.	Digital	Analog	Name	Description
1			NC	No connection
2	I/O	I	P2[7]	
3	I/O	ı	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P4[3]	
7	I/O	ı	P4[1]	
8	I/O	ı	P3[7]	
9	I/O	ı	P3[5]	
10	I/O	ı	P3[3]	
11	I/O	I	P3[1]	
12	IOHR	ı	P1[7]	I2C SCL, SPI SS
13	IOHR	ı	P1[5]	I2C SDA, SPI MISO
14			NC	No connection
15			NC	No connection
16	IOHR	ı	P1[3]	SPI CLK
17	IOHR	ı	P1[1]	ISSP CLK ^[1] , I2C SCL, SPI MOSI
18	Pow	er	Vss	Ground connection
19	I/O		D+	USB D+
20	I/O		D-	USB D-
21	Pow	er	Vdd	Supply voltage
22	IOHR	I	P1[0]	ISSP DATA ^[1] , I2C SDA, SPI CLK
23	IOHR	ı	P1[2]	
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
25	IOHR	ı	P1[6]	
26	Inp	ut	XRES	Active high external reset with internal pull down
27	I/O	I	P3[0]	
28	I/O	ı	P3[2]	
29	I/O	I	P3[4]	

Figure 8. CY8C20646, CY8C20666 PSoC Device Vss P0[3], P0[7], NC NC NC Vdd P0[6], P0[4], ## 7 4 4 6 % % % % 36 P2[6], AI 35 P2[4],AI AI, P2[7] AI, XOut, P2[5] 34 P2[2],AI 33 = P2[0],AI 32 = P4[2],AI AI, XIn, P2[3] AI, P2[1] **QFN** AI, P4[3] 31 P4[0],AI AI, P4[1] 30 = P3[6],AI 29 = P3[4], AI 28 = P3[2],AI (Top View) AI, P3[7] AI, P3[5] AI, P3[3] 10 27 P3[0], AI AI, P3[1] XRES 26 AI, I2C SCL, SPI SS, P1[7] 12€ P1[6], AI AI, DATA', I2C SDA, SPI CLK, P1[0] AI, P1[2] AI, EXTCLK, P1[4] 12C SDA, SPI MISO, A I, P1[5] AI, CLK6, I2C SCL, SPI MOSI,

Analog Digital Pin Name Description No. 30 I/O P3[6] 40 ЮН P0[6] I/O P4[0] 41 31 Power Vdd Supply voltage 32 I/O 42 NC P4[2] No connection 33 I/O P2[0] 43 NC No connection 34 I/O P2[2] 44 ЮН P0[7] 1 35 I/O P2[4] 45 IOH P0[5] I/O 46 P0[3] 36 Ι P2[6] IOH Ι Integrating input 37 ЮН P0[0] 47 Power Vss Ground connection 38 ЮН P0[2] 48 IOH I P0[1] 39 IOH P0[4] CP Power Vss Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-12696 Rev. *E Page 15 of 39



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 12. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{STG}	Storage Temperature	Higher storage temperatures reduces data retention time. Recommended Storage Temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrades reliability.	- 55	+25	+125	°C
Vdd	Supply Voltage Relative to Vss		-0.5	-	+6.0	V
V_{IO}	DC Input Voltage		Vss - 0.5	-	Vdd + 0.5	V
V_{IOZ}	DC Voltage Applied to Tri-state		Vss -0.5	_	Vdd + 0.5	V
I _{MIO}	Maximum Current into any Port Pin		-25	-	+50	mA
ESD	Electro Static Discharge Voltage	Human Body Model ESD	2000	_	-	V
LU	Latch up Current	In accordance with JESD78 standard	_	_	200	mA

Operating Temperature

Table 13. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T _A	Ambient Temperature		-40	_	+85	°C
TJ	Operational Die Temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 34. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C



Table 17. 1.71V to 2.4V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{H}	Input Hysteresis Voltage		_	80	_	mV
I _{IL}	Input Leakage (Absolute Value)		_	0.001	1	μΑ
C _{PIN}	Capacitive Load on Pins	Package and pin dependent Temp = 25°C	0.5	1.7	5	pF

Table 18.DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ Pull Up Resistance	With idle bus	0.900	-	1.575	kΩ
Rusba	USB D+ Pull Up Resistance	While receiving traffic	1.425	-	3.090	kΩ
Vohusb	Static Output High		2.8	-	3.6	V
Volusb	Static Output Low			-	0.3	V
Vdi	Differential Input Sensitivity		0.2	-		V
Vcm	Differential Input Common Mode Range		0.8	-	2.5	V
Vse	Single Ended Receiver Threshold		0.8	-	2.0	V
Cin	Transceiver Capacitance			-	50	pF
lio	Hi-Z State Data Line Leakage	On D+ or D- line	-10	-	+10	μΑ
Rps2	PS/2 Pull Up Resistance		3	5	7	kΩ
Rext	External USB Series Resistor	In series with each USB pin	21.78	22.0	22.22	Ω

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R_{SW}	Switch Resistance to Common Analog Bus		-	_	800	Ω
R_{GND}	Resistance of Initialization Switch to Vss		ı		800	Ω

The maximum pin voltage for measuring $\rm R_{SW}$ and $\rm R_{GND}$ is 1.8V

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 20. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{LPC}	Low Power Comparator (LPC) common mode	Maximum voltage limited to Vdd	0.0	_	1.8	V
I_{LPC}	LPC supply current		-	10	40	μΑ
V _{OSLPC}	LPC voltage offset		_	2.5	30	mV

Document Number: 001-12696 Rev. *E Page 22 of 39



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: $-40^{\circ}\text{C} \le 7.71 = 1$

Table 21. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{COMP}	Comparator Response Time	50 mV overdrive		70	100	ns
Offset				2.5	30	mV
Current		Average DC current, 50 mV overdrive		20	80	μA
PSRR	Supply voltage >2V	Power Supply Rejection Ratio		80		dB
FORK	Supply voltage <2V	Power Supply Rejection Ratio		40		dB
Input Range			0		1.5	V

ADC Electrical Specifications

Table 22. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input		•			•	•
V _{IN}	Input Voltage Range	This gives 72% of maximum code	Vss		1.3	V
C _{IN}	Input Capacitance				5	pF
RES	Resolution	Settings 8, 9, or 10	8		10	Bits
S8	8-Bit Sample Rate	Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)		23.4375		ksps
S10	10-Bit Sample Rate	Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)		5.859		ksps
DC Accur	acy	·				
DNL ^[5]	Differential Nonlinearity	For any configuration	-1		+2	LSB
INL	Integral Nonlinearity	For any configuration	-2		+2	LSB
Eoffset	Offset Error		0	15	90	mV
I _{ADC}	Operating Current			275	350	μА
F _{CLK}	Data Clock	Source is chip's internal main oscillator. See device data sheet for accuracy.	2.25		12	MHz
PSRR	Power Supply Rejection Ration			•	•	
	PSRR (Vdd>3.0V)			24	dB	
	PSRR (2.2 < Vdd < 3.0)			30	dB	
	PSRR (2.0 < Vdd < 2.2)			12	dB	
	PSRR (Vdd < 2.0)			0	dB	
Egain	Gain Error	For any resolution	1		5	%FSR
R _{IN}	Input Resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution.	1/(500fF* Data-Clock)	1/(400fF* Data-Clock)	1/(300fF* Data-Clock)	Ω

Note

Document Number: 001-12696 Rev. *E

^{5.} Monotonicity is not guaranteed.



AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 25. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{CPU}	CPU Frequency		5.7	_	25.2	MHz
F _{32K1}	Internal Low Speed Oscillator Frequency		19	32	50	kHz
F _{IMO24}	Internal Main Oscillator Frequency at 24 MHz Setting		22.8	24	25.2	MHz
F _{IMO12}	Internal Main Oscillator Frequency at 12 MHz Setting		11.4	12	12.6	MHz
F _{IMO6}	Internal Main Oscillator Frequency at 6 MHz Setting		5.7	6.0	6.3	MHz
DC _{IMO}	Duty Cycle of IMO		40	50	60	%
T _{RAMP}	Supply Ramp Time		20	_	_	μS
T _{XRST}	External Reset Pulse Width at Power Up	After supply voltage is valid	1			ms
T _{XRST2}	External Reset Pulse Width after Power Up ^[10]	Applies after part has booted	10			μS

Note

^{10.} The minimum required XRES pulse length is longer when programming the device (see Table 32 on page 28).



AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 26. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO Operating Frequency	Normal Strong Mode Port 0, 1	0	_	6 MHz for 1.71V <vdd<2.4v< td=""><td>MHz</td></vdd<2.4v<>	MHz
			0	_	12 MHz for 2.4V <vdd<5.5v< td=""><td></td></vdd<5.5v<>	
TRise23	Rise Time, Strong Mode, Cload = 50 pF Ports 2 or 3	Vdd = 3.0 to 3.6V, 10% – 90%	15	_	80	ns
TRise23L	Rise Time, Strong Mode Low Supply, Cload = 50 pF, Ports 2 or 3	Vdd = 1.71 to 3.0V, 10% – 90%	15	-	80	ns
TRise01	Rise Time, Strong Mode, Cload = 50 pF Ports 0 or 1	Vdd = 3.0 to 3.6V, 10% – 90% LDO enabled or disabled	10	_	50	ns
TRise01L	Rise Time, Strong Mode Low Supply, Cload = 50 pF, Ports 0 or 1	Vdd = 1.71 to 3.0V, 10% – 90% LDO enabled or disabled	10	_	80	ns
TFall	Fall Time, Strong Mode, Cload = 50 pF All Ports	Vdd = 3.0 to 3.6V, 10% – 90%	10	_	50	ns
TFallL	Fall Time, Strong Mode Low Supply, Cload = 50 pF, All Ports	Vdd = 1.71 to 3.0V, 10% – 90%	10	_	70	ns

Figure 12. GPIO Timing Diagram






Table 27.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
Tdrate	Full speed data rate	Average bit rate	12–0.25%	12	12 + 0.25%	MHz
Tdjr1	Receiver data jitter tolerance	To next transition	-18.5	_	18.5	ns
Tdjr2	Receiver data jitter tolerance	To pair transition	-9	_	9	ns
Tudj1	Driver differential jitter	To next transition	-3.5	_	3.5	ns
Tudj2	Driver differential jitter	To pair transition	-4.0	-	4.0	ns
Tfdeop	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
Tfeopt	Source SE0 interval of EOP		160	_	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	_		ns
Tfst	Width of SE0 interval during differential transition			_	14	ns

Table 28.AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
Tr	Transition rise time	50 pF	4	_	20	ns
Tf	Transition fall time	50 pF	4	_	20	ns
TR	Rise/fall time matching		90.00	_	111.1	%
Vcrs	Output signal crossover voltage		1.3	_	2.0	V

AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
	Comparator Response Time, 50 mV Overdrive	50 mV overdrive does not include offset voltage.			100	ns

AC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 30. AC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SW}		Maximum pin voltage when measuring switch rate is 1.8Vp-p	_	_	6.3	MHz

AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 31. AC External Clock Specifications


Symbol	Description	Conditions	Min	Тур	Max	Units
F _{OSCEXT}	Frequency		0.750	_	25.2	MHz
_	High Period		20.6	_	5300	ns
_	Low Period		20.6	_	_	ns
_	Power Up IMO to Switch		150	_	_	μS

Document Number: 001-12696 Rev. *E Page 27 of 39



AC Programming Specifications

Figure 13. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 32. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{RSCLK}	Rise Time of SCLK		1	_	20	ns
T _{FSCLK}	Fall Time of SCLK		1	_	20	ns
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK		40	_	-	ns
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK		40	_	_	ns
F _{SCLK}	Frequency of SCLK		0	_	8	MHz
T _{ERASEB}	Flash Erase Time (Block)		_	_	18	ms
T _{WRITE}	Flash Block Write Time		_	_	25	ms
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	3.6 < Vdd	_	_	60	ns
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	$3.0 \leq Vdd \leq 3.6$	_	_	85	ns
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	$1.71 \leq Vdd \leq 3.0$	_	_	130	ns
T _{XRST3}	External Reset Pulse Width after Power Up	Required to enter programming mode when coming out of sleep	263	_	_	μS




AC I2C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 33. AC Characteristics of the I2C SDA and SCL Pins

Symbol	Description	Standard Mode		Fast Mode		Units
			Max	Min	Max	
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	1.3	_	μS
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	-	0.6	_	μS
T _{SUSTAI2C}	Setup Time for a Repeated START Condition	4.7	_	0.6	_	μS
T _{HDDATI2C}	Data Hold Time	0	_	0	_	μS
T _{SUDATI2C}	Data Setup Time	250	_	100 ^[11]	_	ns
T _{SUSTOI2C}	Setup Time for STOP Condition	4.0	_	0.6	_	μS
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	ı	1.3	_	μS
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns

Figure 14. Definition for Timing for Fast/Standard Mode on the I²C Bus



Document Number: 001-12696 Rev. *E Page 29 of 39


^{11.} A Fast-Mode I2C-bus device can be used in a Standard Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



(+)0.395 0.420 0.292 0.299 **DIMENSIONS IN INCHES MIN.** MAX. 0.620 0.630 0.005 0.010 SEATING PLANE 0.088 0.092 0.095 0.110 GAUGE PLANE 0.024 0.040 0.025 BSC 0.008 0.0135

Figure 18. 48-Pin (300 MIL) SSOP

Figure 19. 48-Pin (7x7 mm) QFN



Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

51-85061 *C



Thermal Impedances

Table 36. Thermal Impedances per Package

Package	Typical θ _{JA} ^[12]
16 QFN	32.69°C/W
24 QFN ^[13]	20.90°C/W
32 QFN ^[13]	19.51°C/W
48 SSOP	69°C/W
48 QFN ^[13]	17.68°C/W

Solder Reflow Peak Temperature

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 37. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature ^[14]	Maximum Peak Temperature
16 QFN	240°C	260°C
24 QFN	240°C	260°C
32 QFN	240°C	260°C
48 SSOP	220°C	260°C
48 QFN	240°C	260°C

Notes
 12. T_J = T_A + Power x θ_{JA}.
 13. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.
 14. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com/psocdesigner and includes a free C

compiler.

PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at

http://www.cypress.com/psocprogrammer.

Development Kits

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack



Ordering Information

The following table lists the CY8C20x36/46/66/96 PSoC devices' key package features and ordering codes.

Table 39. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs ^[18]	XRES Pin	USB
16-Pin (3x3x0.6mm) QFN	CY8C20236-24LKXI	8K	1K	1	13	13	Yes	No
16-Pin (3x3x0.6mm) QFN (Tape and Reel)	CY8C20236-24LKXIT	8K	1K	1	13	13	Yes	No
16 Pin (3x3 x 0.6 mm) QFN	CY8C20246-24LKXI	16K	2K	1	13	13	Yes	No
16 Pin (3x3 x 0.6 mm) QFN (Tape and Reel)	CY8C20246-24LKXIT	16K	2K	1	13	13	Yes	No
24-Pin (4x4x0.6mm) QFN	CY8C20336-24LQXI	8K	1K	1	20	20	Yes	No
24-Pin (4x4x0.6mm) QFN (Tape and Reel)	CY8C20336-24LQXIT	8K	1K	1	20	20	Yes	No
24 Pin (4x4 x 0.6 mm) QFN	CY8C20346-24LQXI	16K	2K	1	20	20	Yes	No
24 Pin (4x4 x 0.6 mm) QFN (Tape and Reel)	CY8C20346-24LQXIT	16K	2K	1	20	20	Yes	No
24-Pin (4x4x0.6mm) QFN	CY8C20396-24LQXI	16K	2K	1	19	19	Yes	Yes
24-Pin (4x4x0.6mm) QFN (Tape and Reel)	CY8C20396-24LQXIT	16K	2K	1	19	19	Yes	Yes
32-Pin (5x5x0.6mm) QFN	CY8C20436-24LQXI	8K	1K	1	28	28	Yes	No
32-Pin (5x5x0.6mm) QFN (Tape and Reel)	CY8C20436-24LQXIT	8K	1K	1	28	28	Yes	No
32 Pin (5x5 x 0.6 mm) QFN	CY8C20446-24LQXI	16K	2K	1	28	28	Yes	No
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20446-24LQXIT	16K	2K	1	28	28	Yes	No
32 Pin (5x5 x 0.6 mm) QFN	CY8C20466-24LQXI	32K	2K	1	28	28	Yes	No
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20466-24LQXIT	32K	2K	1	28	28	Yes	No
32 Pin (5x5 x 0.6 mm) QFN	CY8C20496-24LQXI	16K	2K	1	25	25	Yes	No
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20496-24LQXIT	16K	2K	1	25	25	Yes	No
48-Pin SSOP	CY8C20536-24PVXI	8K	1K	1	36	36	Yes	No
48-Pin SSOP (Tape and Reel)	CY8C20536-24PVXIT	8K	1K	1	36	36	Yes	No
48-Pin SSOP	CY8C20546-24PVXI	16K	2K	1	36	36	Yes	No
48-Pin SSOP (Tape and Reel)	CY8C20546-24PVXIT	16K	2K	1	36	36	Yes	No
48-Pin SSOP	CY8C20566-24PVXI	32K	2K	1	36	36	Yes	No
48-Pin SSOP (Tape and Reel)	CY8C20566-24PVXIT	32K	2K	1	36	36	Yes	No
48 Pin (7x7 mm) QFN	CY8C20636-24LTXI	8K	1K	1	36	36	Yes	No
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20636-24LTXIT	8K	1K	1	36	36	Yes	No
48 Pin (7x7 mm) QFN	CY8C20646-24LTXI	16K	2K	1	36	36	Yes	Yes
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20646-24LTXIT	16K	2K	1	36	36	Yes	Yes
48 Pin (7x7 mm) QFN	CY8C20666-24LTXI	32K	2K	1	36	36	Yes	Yes
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20666-24LTXIT	32K	2K	1	36	36	Yes	Yes
48 Pin (7x7 mm) QFN (OCD) ^[4]	CY8C20066-24LTXI	32K	2K	1	36	36	Yes	Yes

Notes

Document Number: 001-12696 Rev. *E Page 37 of 39

^{18.} Dual-function Digital I/O Pins also connect to the common analog mux.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

PSoC Solutions

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12696 Rev. *E

Revised April 24, 2009

Page 39 of 39

PSoC Designer™ is a trademark and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders.