

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Core Processor Core Size 8/1 Speed 32/1 Connectivity Peripherals Number of I/O Program Memory Size Program Memory Type EEPROM Size 2K RAM Size Voltage - Supply (Vcc/Vdd) Data Converters A/E Oscillator Type Interpact A/E A/I Oscillator Type 8/1 A/I AV 12C AV 12C 50 Frogram Memory Type ELA 16/1 1.6 A/I Oscillator Type Interpact I	16-Bit MHz C, IrDA, SPI, UART/USART own-out Detect/Reset, POR, PWM, WDT 2KB (96K x 16) ASH 6 x 8
Core Size 8/1 Speed 32! Connectivity I2C Peripherals Brown Number of I/O 50 Program Memory Size 193 Program Memory Type FLA EEPROM Size 2K RAM Size 16I Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Interest	16-Bit MHz C, IrDA, SPI, UART/USART own-out Detect/Reset, POR, PWM, WDT 2KB (96K x 16) ASH 4 x 8
Speed 32I Connectivity I²C Peripherals Bro Number of I/O 50 Program Memory Size 193 Program Memory Type FLA EEPROM Size 2K RAM Size 16I Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Inter	MHz C, IrDA, SPI, UART/USART own-out Detect/Reset, POR, PWM, WDT 2KB (96K x 16) ASH 4 x 8
Connectivity I ² C Peripherals Brown Number of I/O 50 Program Memory Size 193 Program Memory Type FLA EEPROM Size 2K RAM Size 161 Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Inter-	2KB (96K x 16) ASH
Peripherals Brown Number of I/O 50 Program Memory Size 193 Program Memory Type FLA EEPROM Size 2K RAM Size 161 Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Interpretation	own-out Detect/Reset, POR, PWM, WDT 2KB (96K x 16) ASH x 8
Number of I/O 50 Program Memory Size 192 Program Memory Type FLA EEPROM Size 2K RAM Size 161 Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Internal	2KB (96K x 16) ASH x 8
Program Memory Size 193 Program Memory Type FLA EEPROM Size 2K RAM Size 161 Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Internal	2KB (96K x 16) ASH x 8
Program Memory Type FLA EEPROM Size 2K RAM Size 16I Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/C Oscillator Type Interes	ASH × 8
EEPROM Size 2K RAM Size 16I Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Inte	x 8
RAM Size 16i Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Inte	
Voltage - Supply (Vcc/Vdd) 1.6 Data Converters A/E Oscillator Type Inte	
Data Converters A/E Oscillator Type Inte	K x 8
Oscillator Type Into	5V ~ 3.6V
71.	D 16x12b
Operating Temperature -40	ernal
	0°C ~ 105°C (TA)
Mounting Type Sur	rface Mount
Package / Case 64-	-TQFP
Supplier Device Package 64-	-TQFP (14x14)
Purchase URL htt	

7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions, which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT instructions can address I/O memory locations in the range of 0x00 to 0x3F directly. In the address range 0x00 - 0x1F, single-cycle instructions for manipulation and checking of individual bits are available.

The I/O memory address for all peripherals and modules is shown in the "Peripheral Module Address Map" on page 55.

7.7.1 General Purpose I/O Registers

The lowest 16 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

7.8 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from SRAM takes two cycles. EEPROM page load (write) takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the instruction summary for more details on instructions and instruction timing.

7.9 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

7.10 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

7.11 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.

Table 7-2 on page 18 shows the Flash Program Memory organization and Program Counter (PC) size. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) give the page number and the least significant address bits (FWORD) give the word in the page.



32. Electrical Characteristics

All typical values are measured at T = 25°C unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

32.1 Atmel ATxmega32D3

32.1.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 32-1 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-1. Absolute Maximum Ratings

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{CC}	Power supply voltage		-0.3		4	V
I _{VCC}	Current into a V _{CC} pin				200	mA
I _{GND}	Current out of a Gnd pin				200	IIIA
V _{PIN}	Pin voltage with respect to Gnd and V _{CC}		-0.5		V _{CC} + 0.5	V
I _{PIN}	I/O pin sink/source current		-25		25	mA
T _A	Storage temperature		-65		150	°C
T _j	Junction temperature				150	C

32.1.2 General Operating Ratings

The device must operate within the ratings listed in Table 32-31 on page 82 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-2. General Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{CC}	Power supply voltage		1.60		3.6	V
AV _{CC}	Analog supply voltage		1.60		3.6	V
T _A	Temperature range		-40		85	°C
T _j	Junction temperature		-40		105	



Table 32-68. Accuracy Characteristics

Symbol	Parameter	C	Condition ⁽²⁾	Min.	Тур.	Max.	Units	
			Differential	8	12	12		
RES	Resolution	12-bit resolution	Single ended signed	7	11	11	Bits	
			Single ended unsigned	8	12	12		
			16ksps, V _{REF} = 3V		0.5	1		
		Differential mode	16ksps, all V _{REF}		0.8	2		
INL (1)	Integral pen linearity	Differential mode	300ksps, V _{REF} = 3V		0.6	1	lob	
IINL (1)	Integral non-linearity		300ksps, all V _{REF}		1.0	2	lsb	
		Single ended	16ksps, V _{REF} = 3.0V		0.5	1		
		unsigned mode	16ksps, all V _{REF}		1.3	2		
			16ksps, V _{REF} = 3V		0.3	1		
DNL (1)		Differential mode	16ksps, all V _{REF}		0.5	1		
	Differential pen linearity	Differential mode	300ksps, V _{REF} = 3V		0.3	1	lah	
	Differential flori-lifeanty		300ksps, all V _{REF}		0.5	1	Isb	
		Single ended unsigned mode	16ksps, V _{REF} = 3.0V		0.6	1		
			16ksps, all V _{REF}		0.6	1		
	Offset error Differential mode	300ksps, V _{REF} = 3V		-7		mV		
		Offset error	Offset error Differ	Differential mode	Temperature drift, V _{REF} = 3V		0.01	
			Operating voltage drift		0.16		mV/V	
			External reference		-5			
			AV _{CC} /1.6		-5		m\/	
	Gain error	Differential mode	AV _{CC} /2.0		-6		mV	
	Gain endi	Dillerential mode	Bandgap		±10			
			Temperature drift		0.02		mV/K	
			Operating voltage drift		2		mV/V	
			External reference		-8			
			AV _{CC} /1.6		-8		mV	
	Gain error	Single ended	AV _{CC} /2.0		-8		1117	
	Gain Giroi	unsigned mode	Bandgap		±10			
			Temperature drift		0.03		mV/K	
			Operating voltage drift		2		mV/V	

Notes:

- 1. Maximum numbers are based on characterization and not tested in production and valid for 5% to 95% input voltage range.
- 2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external V_{REF} is used.



Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			0.4MHz resonator, CL=100pF		44k		
		XOSCPWR=0, FRQRANGE=0	1MHz crystal, CL=20pF		67k		
			2MHz crystal, CL=20pF		67k		
		XOSCPWR=0,	2MHz crystal		82k		
		FRQRANGE=1,	8MHz crystal		1500		
		CL=20pF	9MHz crystal		1500		
		XOSCPWR=0,	8MHz crystal		2700		
		FRQRANGE=2,	9MHz crystal		2700		
		CL=20pF	12MHz crystal		1000		
		XOSCPWR=0,	9MHz crystal		3600		
	(4)	FRQRANGE=3,	12MHz crystal		1300		
R _Q Ne	Negative impedance (1)	CL=20pF	16MHz crystal		590		Ω
		XOSCPWR=1,	9MHz crystal		390		
		FRQRANGE=0,	12MHz crystal		50		
		CL=20pF	16MHz crystal		10		
		XOSCPWR=1, FRQRANGE=1, CL=20pF	9MHz crystal		1500		
			12MHz crystal		650		
			16MHz crystal		270		
		XOSCPWR=1,	12MHz crystal		1000		
		FRQRANGE=2, CL=20pF	16MHz crystal		440		
		XOSCPWR=1,	12MHz crystal		1300		
		FRQRANGE=3, CL=20pF	16MHz crystal		590		
	ESR	SF = safety factor				min(R _Q)/SF	kΩ
		XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF		1.0		
		XOSCPWR=0, FRQRANGE=1	2MHz resonator, CL=20pF		2.6		
	Start-up time	XOSCPWR=0, FRQRANGE=2	8MHz resonator, CL=20pF		0.8		ms
		XOSCPWR=0, FRQRANGE=3	12MHz resonator, CL=20pF		1.0		
		XOSCPWR=1, FRQRANGE=3	16MHz resonator, CL=20pF		1.4		



Table 32-150. Current Consumption for Modules and Peripherals

Symbol	Parameter	Condition (1)		Min.	Тур.	Max.	Units
	ULP oscillator				0.93		
	32.768kHz int. oscillator				27		
	OMI In int. cocillator				85		
	2MHz int. oscillator	DFLL enabled with 32.768kl	Hz int. osc. as reference		115		
	OOMILE int a sillator				240		-
	32MHz int. oscillator	DFLL enabled with 32.768kl	Hz int. osc. as reference		430		
	PLL	20× multiplication factor, 32	MHz int. osc. DIV4 as reference		300		μA
	Watchdog timer				1.0		
	DOD	Continuous mode			140		-
	BOD	Sampled mode, includes ULP oscillator			1.3		
I _{CC}	Internal 1.0V reference				220		
	Temperature sensor				215		
					1.12		
		40kana V - Fut raf	CURRLIMIT = LOW		1.01		
	ADC	16ksps, V _{REF} = Ext. ref.	CURRLIMIT = MEDIUM		0.9		^
	ADC		CURRLIMIT = HIGH		0.8		mA
		75ksps, V _{REF} = Ext. ref.	CURRLIMIT = LOW		1.7		-
		300ksps, V _{REF} = Ext. ref.			3.1		
	USART	Rx and Tx enabled, 9600 BA	AUD		9.5		μA
	Flash memory and EEPR	Flash memory and EEPROM programming			4.0		mA

Note:



All parameters measured as the difference in current consumption between module enabled and disabled. All data at V_{CC} = 3.0V, Clk_{SYS} = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.

32.6.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-152. I/O Pin Characteristics

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
I _{OH} ⁽¹⁾ / I _{OL} ⁽²⁾	I/O pin source/sink current			-15		15	mA
V _{IH}	High level input voltage	V _{CC} = 2.4 - 3.6V		0.7 * V _{CC}		V _{CC} + 0.5	
VIH	r light level input voltage	V _{CC} = 1.6 - 2.4V		0.8 * V _{CC}		V _{CC} + 0.5	
V _{IL}	Low level input voltage	V _{CC} = 2.4 - 3.6V		-0.5		0.3 * V _{CC}	
	Low level input voltage	V _{CC} = 1.6 - 2.4V		-0.5		0.2 * V _{CC}	
	High level output voltage	V _{CC} = 3.3V	I _{OH} = -4mA	2.6	2.9		V
V _{OH}		V _{CC} = 3.0V	I _{OH} = -3mA	2.1	2.6		V
		V _{CC} = 1.8V	I _{OH} = -1mA	1.4	1.6		
		V _{CC} = 3.3V	I _{OL} = 8mA		0.4	0.76	
V _{OL}	Low level output voltage	V _{CC} = 3.0V	I _{OL} = 5mA		0.3	0.64	
		V _{CC} = 1.8V	I _{OL} = 3mA		0.2	0.46	
I _{IN}	Input leakage current I/O pin	T = 25°C			<0.01	1	μA
R _P	Pull/buss keeper resistor				25		kΩ

Notes:

- The sum of all $I_{\rm OH}$ for PORTA and PORTB must not exceed 100mA.
 - The sum of all I_{OH} for PORTC, PORTD, and PORTE must for each port not exceed 200mA. The sum of all I_{OH} for pins PF[0-5] on PORTF must not exceed 200mA. The sum of all I_{OL} for pins PF[6-7] on PORTF, PORTR, and PDI must not exceed 100mA.
- 2. The sum of all $I_{\rm OL}$ for PORTA and PORTB must not exceed 100mA.
 - The sum of all I_{OL} for PORTC, PORTD, and PORTE must for each port not exceed 200mA. The sum of all I_{OL} for pins PF[0-5] on PORTF must not exceed 200mA. The sum of all I_{OL} for pins PF[6-7] on PORTF, PORTR, and PDI must not exceed 100mA.

32.6.6 ADC Characteristics

Table 32-153. Power Supply, Reference, and Input Range

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
AV _{CC}	Analog supply voltage		V _{CC} - 0.3		V _{CC} + 0.3	V
V_{REF}	Reference voltage		1		AV _{CC} - 0.6	V
R _{in}	Input resistance	Switched			4.5	kΩ
C _{in}	Input capacitance	Switched			5	pF
R _{AREF}	Reference input resistance	(leakage only)		>10		ΜΩ
C _{AREF}	Reference input capacitance	Static load		7		pF



Table 32-170.External Clock with Prescaler (1) for System Clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1 /4	Clock Frequency (2)	V _{CC} = 1.6 - 1.8V	0		90	MHz
1/t _{CK}		V _{CC} = 2.7 - 3.6V	0		142	IVITIZ
+	Clock Period	V _{CC} = 1.6 - 1.8V	11			
t _{CK}	CIUCK FEIIUU	V _{CC} = 2.7 - 3.6V	7			
4	Clock High Time	V _{CC} = 1.6 - 1.8V	4.5			
t _{CH}	Clock High Time	V _{CC} = 2.7 - 3.6V	2.4			
4	Clock Low Time	V _{CC} = 1.6 - 1.8V	4.5			ns
t _{CL}	Clock Low Time	V _{CC} = 2.7 - 3.6V	2.4			115
4	Rise Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			1.5	
t _{CR}		V _{CC} = 2.7 - 3.6V			1.0	
4	Fall Time (for maximum fraguency)	V _{CC} = 1.6 - 1.8V			1.5	
t _{CF}	Fall Time (for maximum frequency)	V _{CC} = 2.7 - 3.6V			1.0	
Δt _{CK}	Change in period from one clock cycle to the next				10	%

Notes:


- 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
- 2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

32.6.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 32-171. External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0		0		
		AUSCHWR-U	FRQRANGE=1, 2, or 3		0		
		XOSCPWR=1			0		ns
	Long term jitter	XOSCPWR=0	FRQRANGE=0		0		115
		AUSCHWR-U	FRQRANGE=1, 2, or 3		0		
		XOSCPWR=1			0		
	-		FRQRANGE=0		0.03		
		XOSCPWR=0	FRQRANGE=1		0.03		%
	Frequency error		FRQRANGE=2 or 3		0.03		70
		XOSCPWR=1			0.003		
			FRQRANGE=0		50		
	Duty cycle	XOSCPWR=0	FRQRANGE=1		50		%
			FRQRANGE=2 or 3		50		/0
		XOSCPWR=1			50		

Figure 33-7. Active Mode Supply Current vs. V_{CC} $f_{SYS} = 32MHz$ internal oscillator



33.1.1.2 Idle Mode Supply Current

Figure 33-8. Idle Mode Supply Current vs. Frequency $f_{\rm SYS}$ = 0 - 1MHz external clock, T = 25°C




Figure 33-63. 32MHz Internal Oscillator CALA Calibration Step Size $T = 25^{\circ}C$, $V_{CC} = 3.0V$





Figure 33-64. 32MHz Internal Oscillator CALA Calibration Step Size $T = 85^{\circ}C$, $V_{CC} = 3.0V$





33.1.9 Two-Wire Interface Characteristics

Figure 33-69. SDA Hold Time vs. Temperature




Figure 33-70. SDA Hold Time vs. Supply Voltage






Figure 33-167. I/O Pin Output Voltage vs. Sink Current

 $V_{CC} = 3.0V$




Figure 33-168. I/O Pin Output Voltage vs. Sink Current

 $V_{CC} = 3.3V$







Figure 33-245.DNL Error vs. External V_{REF} $T = 25 \, \text{C}, V_{CC} = 3.6 V, \text{ external reference}$







Figure 33-247.DNL Error vs. Input Code








Figure 33-291.ldle Mode Supply Current vs. Frequency $f_{SYS} = 1 - 32MHz$ external clock, $T = 25^{\circ}C$




Figure 33-292.Idle Mode Supply Current vs. V_{CC} f_{SYS} = 32.768kHz internal oscillator







Figure 33-311.I/O Pin Input Hysteresis vs. $V_{\rm CC}$



33.5.3 ADC Characteristics

Figure 33-312.INL Error vs. External V_{REF} $T = 25 \, \text{C}, V_{CC} = 3.6 V, \text{ external reference}$






Figure 33-325. Analog Comparator Current Source vs. Calibration Value $V_{\rm CC}$ = 3.0V




Figure 33-326. Voltage Scaler INL vs. SCALEFAC

 $T=25\,{^\circ\!\!C},\ V_{CC}=3.0V$








Figure 33-347. 32MHz Internal Oscillator Frequency vs. CALB Calibration Value $V_{\rm CC}$ = 3.0V



33.5.8.5 32MHz Internal Oscillator Calibrated to 48MHz

Figure 33-348. 48MHz Internal Oscillator Frequency vs. Temperature DFLL disabled





```
2.4 V
1×
     gain:
2×
      gain:
              1.2 V
              0.6 V
4×
     gain:
8×
     gain:
             300 mV
             150 mV
16×
     gain:
32×
              75 mV
      gain:
64×
     gain:
              38 mV
```

Problem fix/workaround

Keep the amplified voltage output from the ADC gain stage below 2.4V in order to get a correct result, or keep ADC voltage reference below 2.4V.

6. ADC Event on compare match non-functional

ADC signalling event will be given at every conversion complete even if Interrupt mode (INTMODE) is set to BELOW or ABOVE.

Problem fix/workaround

Enable and use interrupt on compare match when using the compare function.

7. ADC propagation delay is not correct when 8x - 64x gain is used

The propagation delay will increase by only one ADC clock cycle for all gain settings.

Problem fix/workaround

None.

8. Bandgap measurement with the ADC is non-functional when V_{CC} is below 2.7V

The ADC can not be used to do bandgap measurements when V_{CC} is below 2.7V.

Problem fix/workaround

None.

9. Accuracy lost on first three samples after switching input to ADC gain stage

Due to memory effect in the ADC gain stage, the first three samples after changing input channel must be disregarded to achieve 12-bit accuracy.

Problem fix/workaround

Run three ADC conversions and discard these results after changing input channels to ADC gain stage.

10. Configuration of PGM and CWCM not as described in XMEGA D Manual

Enabling Common Waveform Channel Mode will enable Pattern generation mode (PGM), but not Common Waveform Channel Mode.

Enabling Pattern Generation Mode (PGM) and not Common Waveform Channel Mode (CWCM) will enable both Pattern Generation Mode and Common Waveform Channel Mode.



16. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler.

Problem fix/workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required.

17. Writing EEPROM or Flash while reading any of them will not work

The EEPROM and Flash cannot be written while reading EEPROM or Flash, or while executing code in Active mode.

Problem fix/workaround

Enter IDLE sleep mode within 2.5µs (five 2MHz clock cycles and 80 32MHz clock cycles) after starting an EEPROM or flash write operation. Wake-up source must either be EEPROM ready or NVM ready interrupt. Alternatively set up a Timer/Counter to give an overflow interrupt 7ms after the erase or write operation has started, or 13ms after atomic erase-and-write operation has started, and then enter IDLE sleep mode.

18. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wake-up. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.

Problem fix/workaround

Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

19. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

Problem fix/workaround

None.

20. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

Problem fix/workaround

Clear the flag in software after address interrupt.

21. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.



34.6 Atmel ATxmega384D3

34.6.1 Rev. B

- Sampled BOD in Active mode will cause noise when bandgap is used as reference
- Temperature sensor not calibrated

1. Sampled BOD in Active mode will cause noise when bandgap is used as reference

Using the BOD in sampled mode when the device is running in Active or Idle mode will add noise on the bandgap reference for ADC, DAC and Analog Comparator.

Problem fix/workaround

If the bandgap is used as reference for either the ADC, DAC and Analog Comparator, the BOD must not be set in sampled mode.

2. Temperature sensor not calibrated

Temperature sensor factory calibration not implemented.

Problem fix/workaround

None.

34.6.2 Rev. A

Not sampled.

