

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega384d3-aur

Table 32-10. Accuracy Characteristics

Symbol	Parameter	Condition ⁽²⁾		Min.	Typ.	Max.	Units
RES	Resolution	12-bit resolution	Differential	8	12	12	Bits
			Single ended signed	7	11	11	
			Single ended unsigned	8	12	12	
INL ⁽¹⁾	Integral non-linearity	Differential mode	16ksps, V _{REF} = 3V		0.5	1	lsb
			16ksps, all V _{REF}		0.8	2	
			300ksps, V _{REF} = 3V		0.6	1	
			300ksps, all V _{REF}		1	2	
		Single ended unsigned mode	16ksps, V _{REF} = 3.0V		0.5	1	
			16ksps, all V _{REF}		1.3	2	
DNL ⁽¹⁾	Differential non-linearity	Differential mode	16ksps, V _{REF} = 3V		0.3	1	lsb
			16ksps, all V _{REF}		0.5	1	
			300ksps, V _{REF} = 3V		0.3	1	
			300ksps, all V _{REF}		0.5	1	
		Single ended unsigned mode	16ksps, V _{REF} = 3V		0.6	1	
			16ksps, all V _{REF}		0.6	1	
	Offset error	Differential mode	300ksps, V _{REF} = 3V		-7		mV
			Temperature drift, V _{REF} = 3V		0.01		mV/K
			Operating voltage drift		0.16		mV/V
	Gain error	Differential mode	External reference		-5		mV
			AV _{CC} /1.6		-5		
			AV _{CC} /2.0		-6		
			Bandgap		±10		
			Temperature drift		0.02		mV/K
			Operating voltage drift		2		mV/V
	Gain error	Single ended unsigned mode	External reference		-8		mV
			AV _{CC} /1.6		-8		
			AV _{CC} /2.0		-8		
			Bandgap		±10		
			Temperature drift		0.03		mV/K
			Operating voltage drift		2		mV/V

- Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.
 2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external VREF is used.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units		
R _Q	Negative impedance ⁽¹⁾	XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF		44k		Ω	
			1MHz crystal, CL=20pF		67k			
			2MHz crystal, CL=20pF		67k			
		XOSCPWR=0, FRQRANGE=1, CL=20pF	2MHz crystal		82k			
			8MHz crystal		1500			
			9MHz crystal		1500			
		XOSCPWR=0, FRQRANGE=2, CL=20pF	8MHz crystal		2700			
			9MHz crystal		2700			
			12MHz crystal		1000			
		XOSCPWR=0, FRQRANGE=3, CL=20pF	9MHz crystal		3600			
			12MHz crystal		1300			
			16MHz crystal		590			
		XOSCPWR=1, FRQRANGE=0, CL=20pF	9MHz crystal		390			
			12MHz crystal		50			
			16MHz crystal		10			
R _Q	Negative impedance ⁽¹⁾	XOSCPWR=1, FRQRANGE=1, CL=20pF	9MHz crystal		1500			
			12MHz crystal		650			
			16MHz crystal		270			
		XOSCPWR=1, FRQRANGE=2, CL=20pF	12MHz crystal		1000			
			16MHz crystal		440			
		XOSCPWR=1, FRQRANGE=3, CL=20pF	12MHz crystal		1300			
16MHz crystal			590					
	ESR	SF = safety factor			min(R _Q)/SF	kΩ		
	Start-up time	XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF		1.0		ms	
			XOSCPWR=0, FRQRANGE=1	2MHz crystal, CL=20pF		2.6		
			XOSCPWR=0, FRQRANGE=2	8MHz crystal, CL=20pF		0.8		
			XOSCPWR=0, FRQRANGE=3	12MHz crystal, CL=20pF		1.0		
			XOSCPWR=1, FRQRANGE=3	16MHz crystal, CL=20pF		1.4		

32.3.3 Current Consumption

Table 32-62. Current Consumption for Active Mode and Sleep Modes

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units	
I _{CC}	Active power consumption ⁽¹⁾	32kHz, Ext. Clk	V _{CC} = 1.8V	55		μA	
			V _{CC} = 3.0V	135			
		1MHz, Ext. Clk	V _{CC} = 1.8V	237			
			V _{CC} = 3.0V	515			
		2MHz, Ext. Clk	V _{CC} = 1.8V	425	700		
			V _{CC} = 3.0V	0.9	1.5		
	32MHz, Ext. Clk	V _{CC} = 1.8V	8.3	12	mA		
		V _{CC} = 3.0V					
	Idle power consumption ⁽¹⁾	32kHz, Ext. Clk	V _{CC} = 1.8V	2.8		μA	
			V _{CC} = 3.0V	3.1			
		1MHz, Ext. Clk	V _{CC} = 1.8V	47			
			V _{CC} = 3.0V	95			
		2MHz, Ext. Clk	V _{CC} = 1.8V	94	200		
			V _{CC} = 3.0V	190	400		
	32MHz, Ext. Clk	V _{CC} = 1.8V	3.0	7.0	mA		
		V _{CC} = 3.0V					
	Power-down power consumption		T = 25°C		0.1	1.0	μA
			T = 85°C	V _{CC} = 3.0V	1.9	4.0	
			T = 105°C		4.0	8.0	
			WDT and sampled BOD enabled, T = 25°C		1.5	2.0	
			WDT and sampled BOD enabled, T = 85°C	V _{CC} = 3.0V	3.0	8.0	
			WDT and sampled BOD enabled, T = 105°C		5.0	10	
	Power-save power consumption ⁽²⁾	RTC from ULP clock, WDT and sampled BOD enabled, T = 25°C	V _{CC} = 1.8V	1.3		μA	
			V _{CC} = 3.0V	1.4			
		RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C	V _{CC} = 1.8V	0.7	2.0		
			V _{CC} = 3.0V	0.8	2.0		
		RTC from low power 32.768kHz TOSC, T = 25°C	V _{CC} = 1.8V	0.9	3.0		
			V _{CC} = 3.0V	1.1	3.0		
Reset power consumption	Current through $\overline{\text{RESET}}$ pin subtracted	V _{CC} = 3.0V	145				

- Notes:
1. All Power Reduction Registers set.
 2. Maximum limits are based on characterization, and not tested in production.

Table 32-83. External Clock with Prescaler ⁽¹⁾ for System Clock

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
1/t _{CK}	Clock Frequency ⁽²⁾	V _{CC} = 1.6 - 1.8V	0		90	MHz
		V _{CC} = 2.7 - 3.6V	0		142	
t _{CK}	Clock Period	V _{CC} = 1.6 - 1.8V	11			ns
		V _{CC} = 2.7 - 3.6V	7			
t _{CH}	Clock High Time	V _{CC} = 1.6 - 1.8V	4.5			
		V _{CC} = 2.7 - 3.6V	2.4			
t _{CL}	Clock Low Time	V _{CC} = 1.6 - 1.8V	4.5			
		V _{CC} = 2.7 - 3.6V	2.4			
t _{CR}	Rise Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			1.5	
		V _{CC} = 2.7 - 3.6V			1.0	
t _{CF}	Fall Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			1.5	
		V _{CC} = 2.7 - 3.6V			1.0	
Δt _{CK}	Change in period from one clock cycle to the next				10	%

- Notes:
1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
 2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

32.3.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 32-84. External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0		0	ns
			FRQRANGE=0		0	
		XOSCPWR=1			0	
	Long term jitter	XOSCPWR=0	FRQRANGE=0		0	
			FRQRANGE=0		0	
		XOSCPWR=1			0	
	Frequency error	XOSCPWR=0	FRQRANGE=0		0.03	%
			FRQRANGE=0		0.03	
			FRQRANGE=0		0.03	
		XOSCPWR=1		0.003		
	Duty cycle	XOSCPWR=0	FRQRANGE=0		50	
			FRQRANGE=0		50	
			FRQRANGE=0		50	
		XOSCPWR=1		50		

32.3.14 SPI Characteristics

Figure 32-19. SPI Timing Requirements in Master Mode





Figure 32-20. SPI Timing Requirements in Slave Mode



32.6.13.5 Internal Phase Locked Loop (PLL) Characteristics

Table 32-168. Internal PLL Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
f_{IN}	Input frequency	Output frequency must be within f_{OUT}	0.4		64	MHz
f_{OUT}	Output frequency ⁽¹⁾	$V_{CC} = 1.6 - 1.8V$	20		48	
		$V_{CC} = 2.7 - 3.6V$	20		128	
	Start-up time			25		μs
	Re-lock time			25		

Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.

32.6.13.6 External Clock Characteristics

Figure 32-38. External Clock Drive Waveform




Table 32-169. External Clock used as System Clock without Prescaling

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$1/t_{CK}$	Clock Frequency ⁽¹⁾	$V_{CC} = 1.6 -$	0		12	MHz
		$V_{CC} = 2.7 -$	0		32	
t_{CK}	Clock Period	$V_{CC} = 1.6 -$	83.3			ns
		$V_{CC} = 2.7 -$	31.5			
t_{CH}	Clock High Time	$V_{CC} = 1.6 -$	30.0			
		$V_{CC} = 2.7 -$	12.5			
t_{CL}	Clock Low Time	$V_{CC} = 1.6 -$	30.0			
		$V_{CC} = 2.7 -$	12.5			
t_{CR}	Rise Time (for maximum frequency)	$V_{CC} = 1.6 -$			10	
		$V_{CC} = 2.7 -$			3	
t_{CF}	Fall Time (for maximum frequency)	$V_{CC} = 1.6 -$			10	
		$V_{CC} = 2.7 -$			3	
Δt_{CK}	Change in period from one clock cycle to the next				10	%

Note: 1. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.


Table 32-174. Two-wire Interface Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V _{IH}	Input high voltage		0.7V _{CC}		V _{CC} + 0.5	V
V _{IL}	Input low voltage		-0.5		0.3V _{CC}	
V _{hys}	Hysteresis of Schmitt trigger inputs		0.05V _{CC} ⁽¹⁾			
V _{OL}	Output low voltage	3mA, sink current	0		0.4	
t _r	Rise time for both SDA and SCL		20 + 0.1C _b ⁽¹⁾⁽²⁾		300	ns
t _{of}	Output fall time from V _{IHmin} to V _{ILmax}	10pF < C _b < 400pF ⁽²⁾	20 + 0.1C _b ⁽¹⁾⁽²⁾		250	
t _{SP}	Spikes suppressed by input filter		0		50	
I _I	Input current for each I/O pin	0.1V _{CC} < V _I < 0.9V _{CC}	-10		10	μA
C _I	Capacitance for each I/O pin				10	pF
f _{SCL}	SCL clock frequency	f _{PER} ⁽³⁾ > max(10f _{SCL} , 250kHz)	0		400	kHz
R _P	Value of pull-up resistor	f _{SCL} ≤ 100kHz	$\frac{V_{CC} - 0.4V}{3mA}$		$\frac{100ns}{C_b}$	Ω
		f _{SCL} > 100kHz			$\frac{300ns}{C_b}$	
t _{HD;STA}	Hold time (repeated) START condition	f _{SCL} ≤ 100kHz	4.0			μs
		f _{SCL} > 100kHz	0.6			
t _{LOW}	Low period of SCL clock	f _{SCL} ≤ 100kHz	4.7			
		f _{SCL} > 100kHz	1.3			
t _{HIGH}	High period of SCL clock	f _{SCL} ≤ 100kHz	4.0			
		f _{SCL} > 100kHz	0.6			
t _{SU;STA}	Set-up time for a repeated START condition	f _{SCL} ≤ 100kHz	4.7			
		f _{SCL} > 100kHz	0.6			
t _{HD;DAT}	Data hold time	f _{SCL} ≤ 100kHz	0		3.45	μs
		f _{SCL} > 100kHz	0		0.9	
t _{SU;DAT}	Data setup time	f _{SCL} ≤ 100kHz	250			
		f _{SCL} > 100kHz	100			
t _{SU;STO}	Setup time for STOP condition	f _{SCL} ≤ 100kHz	4.0			
		f _{SCL} > 100kHz	0.6			
t _{BUF}	Bus free time between a STOP and START condition	f _{SCL} ≤ 100kHz	4.7			
		f _{SCL} > 100kHz	1.3			

- Notes:
1. Required only for f_{SCL} > 100kHz.
 2. C_b = Capacitance of one bus line in pF.
 3. f_{PER} = Peripheral clock frequency.

Figure 33-41. Offset Error vs. V_{CC}


$T = 25^{\circ}\text{C}$, $V_{REF} = \text{external } 1.0\text{V}$, ADC sample rate = 300ksps



33.1.4 Analog Comparator Characteristics

Figure 33-42. Analog Comparator Hysteresis vs. V_{CC}

Small hysteresis



33.1.6 BOD Characteristics

Figure 33-47. BOD Thresholds vs. Temperature

BOD level = 1.6V





Figure 33-48. BOD Thresholds vs. Temperature

BOD level = 3.0V



33.1.7 External Reset Characteristics

Figure 33-49. Minimum Reset Pin Pulse Width vs. V_{CC}




Figure 33-50. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage
 $V_{CC} = 1.8V$




Figure 33-76. Active Mode Supply Current vs. V_{CC}

$f_{SYS} = 2MHz$ internal oscillator




Figure 33-77. Active Mode Supply Current vs. V_{CC}

$f_{SYS} = 32MHz$ internal oscillator prescaled to 8MHz




Figure 33-132. 32MHz Internal Oscillator Frequency vs. Temperature
DPLL enabled, from the 32.768kHz internal oscillator





Figure 33-133. 32MHz Internal Oscillator CALA Calibration Step Size
T = -40°C, V_{CC} = 3.0V



33.2.8.5 32MHz Internal Oscillator Calibrated to 48MHz

Figure 33-138. 48MHz Internal Oscillator Frequency vs. Temperature
DPLL disabled




Figure 33-139. 48MHz Internal Oscillator Frequency vs. Temperature
DPLL enabled, from the 32.768kHz internal oscillator





Figure 33-159. Power-down Mode Supply Current vs. Temperature
Watchdog and sampled BOD enabled and running from internal ULP oscillator



33.3.2 I/O Pin Characteristics

33.3.2.1 Pull-up

Figure 33-160. I/O Pin Pull-up Resistor Current vs. Input Voltage
 $V_{CC} = 1.8V$




Figure 33-191. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage

$V_{CC} = 1.8V$




Figure 33-192. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage

$V_{CC} = 3.0V$





Figure 33-241. I/O Pin Input Hysteresis vs. V_{CC}



33.4.3 ADC Characteristics

Figure 33-242. INL Error vs. External V_{REF}

$T = 25\text{ °C}$, $V_{CC} = 3.6\text{ V}$, external reference




Figure 33-245. DNL Error vs. External V_{REF}
 $T = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{V}$, external reference





Figure 33-246. DNL Error vs. Sample Rate
 $T = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{V}$, $V_{REF} = 3.0\text{V}$ external



33.5.4 Analog Comparator Characteristics

Figure 33-323. Analog Comparator Hysteresis vs. V_{CC}
Small hysteresis




Figure 33-324. Analog Comparator Hysteresis vs. V_{CC}
Large hysteresis





Figure 33-369. Power-down Mode Supply Current vs. Temperature

Watchdog and sampled BOD enabled and running from internal ULP oscillator



33.6.2 I/O Pin Characteristics

33.6.2.1 Pull-up

Figure 33-370. I/O Pin Pull-up Resistor Current vs. Input Voltage

$V_{CC} = 1.8V$





Figure 34-6. Analog Comparator Voltage Scaler vs. Scalefac
T = 25°C



Problem fix/workaround

Use external voltage input for the analog comparator if accurate voltage levels are needed.

3. ADC gain stage cannot be used for single conversion

The ADC gain stage will not output correct result for single conversion that is triggered and started from software or event system.

Problem fix/workaround

When the gain stage is used, the ADC must be set in free running mode for correct results.

4. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.

In signed mode INL is increased to:

6LSB for sample rates above 130ksps, and up to 8LSB for 200ksps sample rate.

6LSB for reference voltage below 1.1V when V_{CC} is above 3.0V.

20LSB for ambient temperature below 0°C and reference voltage below 1.3V.

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

Problem fix/workaround

None, avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.

5. ADC gain stage output range is limited to 2.4V

The amplified output of the ADC gain stage will never go above 2.4V, hence the differential input will only give correct output when below 2.4V/gain. For the available gain settings, this gives a differential input range of: