

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | e200z4  |
| Core Size                  | 32-Bit Tri-Core   |
| Speed                      | 180MHz  |
| Connectivity               | CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI  |
| Peripherals                | DMA   |
| Number of I/O              | 64  |
| Program Memory Size        | 6MB (6M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256K x 8  |
| RAM Size                   | 608K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.2V, 3.3V, 5V  |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 292-FBGA  |
| Supplier Device Package    | 292-FPBGA (17x17)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc58ne84c3qmhar">https://www.e-xfl.com/product-detail/stmicroelectronics/spc58ne84c3qmhar</a> |

## Table of contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Introduction</b>  | <b>10</b> |
| 1.1      | Document overview  | 10        |
| 1.2      | Description  | 10        |
| 1.3      | Device feature summary   | 10        |
| 1.4      | Block diagram  | 12        |
| 1.5      | Features   | 15        |
| <b>2</b> | <b>Package pinouts, pad characteristics, and signal descriptions</b> | <b>17</b> |
| 2.1      | Pad dimensions/ KGD coordinates                                      | 17        |
| <b>3</b> | <b>Electrical characteristics</b>                                    | <b>18</b> |
| 3.1      | Introduction   | 18        |
| 3.2      | Absolute maximum ratings   | 19        |
| 3.3      | Operating conditions   | 22        |
| 3.3.1    | Power domains and power up/down sequencing                           | 24        |
| 3.4      | Electrostatic discharge (ESD)  | 26        |
| 3.5      | Electromagnetic emission characteristics                             | 27        |
| 3.6      | Temperature profile  | 28        |
| 3.7      | Device consumption   | 29        |
| 3.8      | I/O pad specification  | 32        |
| 3.8.1    | I/O input DC characteristics   | 32        |
| 3.8.2    | I/O output DC characteristics  | 35        |
| 3.8.3    | I/O pad current specifications                                       | 41        |
| 3.9      | Reset pad (PORST, ESR0) electrical characteristics                   | 44        |
| 3.10     | PLLs   | 47        |
| 3.10.1   | PLL0   | 47        |
| 3.10.2   | PLL1   | 49        |
| 3.11     | Oscillators  | 50        |
| 3.11.1   | Crystal oscillator 40 MHz  | 50        |
| 3.11.2   | Crystal Oscillator 32 kHz  | 51        |
| 3.11.3   | RC oscillator 16 MHz   | 51        |
| 3.11.4   | Low power RC oscillator  | 53        |

**6**      **Revision history** ..... **145**

## List of figures

|            |   |     |
|------------|---|-----|
| Figure 1.  | Block diagram . . . . .   | 13  |
| Figure 2.  | Periphery allocation . . . . .  | 14  |
| Figure 3.  | I/O input electrical characteristics . . . . .                                    | 33  |
| Figure 4.  | I/O output DC electrical characteristics definition . . . . .                     | 36  |
| Figure 5.  | Startup Reset requirements . . . . .  | 44  |
| Figure 6.  | Noise filtering on reset signal . . . . .   | 45  |
| Figure 7.  | PLLs integration . . . . .  | 47  |
| Figure 8.  | Input equivalent circuit (Fast SARn and SARb channels) . . . . .                  | 54  |
| Figure 9.  | LFAST and MSC/DSPI LVDS timing definition . . . . .                               | 72  |
| Figure 10. | Power-down exit time . . . . .  | 73  |
| Figure 11. | Rise/fall time . . . . .  | 73  |
| Figure 12. | LVDS pad external load diagram . . . . .  | 77  |
| Figure 13. | External regulator mode . . . . .   | 81  |
| Figure 14. | Internal regulator with external ballast mode . . . . .                           | 82  |
| Figure 15. | SMPS Regulator Mode . . . . .   | 83  |
| Figure 16. | Standby regulator with external ballast mode . . . . .                            | 84  |
| Figure 17. | Voltage monitor threshold definition . . . . .                                    | 89  |
| Figure 18. | JTAG test clock input timing . . . . .  | 97  |
| Figure 19. | JTAG test access port timing . . . . .  | 97  |
| Figure 20. | JTAG JCOMP timing . . . . .   | 98  |
| Figure 21. | JTAG boundary scan timing . . . . .   | 99  |
| Figure 22. | Nexus output timing . . . . .   | 100 |
| Figure 23. | Nexus event trigger and test clock timings . . . . .                              | 101 |
| Figure 24. | Nexus TDI, TMS, TDO timing . . . . .  | 101 |
| Figure 25. | Aurora timings . . . . .  | 103 |
| Figure 26. | External interrupt timing . . . . .   | 104 |
| Figure 27. | External interrupt timing . . . . .   | 104 |
| Figure 28. | DSPI CMOS master mode — classic timing, CPHA = 0 . . . . .                        | 108 |
| Figure 29. | DSPI CMOS master mode — classic timing, CPHA = 1 . . . . .                        | 108 |
| Figure 30. | DSPI PCS strobe (PCSS) timing (master mode) . . . . .                             | 109 |
| Figure 31. | DSPI CMOS master mode — modified timing, CPHA = 0 . . . . .                       | 112 |
| Figure 32. | DSPI CMOS master mode — modified timing, CPHA = 1 . . . . .                       | 112 |
| Figure 33. | DSPI PCS strobe (PCSS) timing (master mode) . . . . .                             | 113 |
| Figure 34. | DSPI LVDS master mode — modified timing, CPHA = 0 . . . . .                       | 115 |
| Figure 35. | DSPI LVDS master mode — modified timing, CPHA = 1 . . . . .                       | 115 |
| Figure 36. | DSPI LVDS and CMOS master timing—output only— MTFE = 1, CHPA = 1 . . . . .        | 118 |
| Figure 37. | DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 0 . . . . . | 119 |
| Figure 38. | DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 1 . . . . . | 120 |
| Figure 39. | MII receive signal timing diagram . . . . .                                       | 121 |
| Figure 40. | MII transmit signal timing diagram . . . . .                                      | 122 |
| Figure 41. | MII async inputs timing diagram . . . . .   | 122 |
| Figure 42. | MII serial management channel timing diagram . . . . .                            | 123 |
| Figure 43. | MII serial management channel timing diagram . . . . .                            | 124 |
| Figure 44. | RMII receive signal timing diagram . . . . .                                      | 125 |
| Figure 45. | RMII transmit signal timing diagram . . . . .                                     | 126 |
| Figure 46. | TxEN signal . . . . .   | 126 |
| Figure 47. | TxEN signal propagation delays . . . . .  | 127 |
| Figure 48. | TxD signal . . . . .  | 128 |

Table 5. Operating conditions (continued)

| Symbol                                      | C  | Parameter | Conditions  | Value <sup>(1)</sup>             |                           |     | Unit |    |
|---|----|-----------|---|----------------------------------|---------------------------|-----|------|----|
|   |    |           |   | Min                              | Typ                       | Max |      |    |
| $V_{SS\_HV\_ADR\_D^-}$<br>$V_{SS\_HV\_ADV}$ | SR | D         | $V_{SS\_HV\_ADR\_D}$<br>differential<br>voltage   | —                                | —                         | 25  | mV   |    |
| $V_{DD\_HV\_ADR\_S}$                        | SR | P         | SAR ADC<br>reference<br>voltage   | —                                | —                         | 5.5 | V    |    |
| $V_{DD\_HV\_ADR\_S^-}$<br>$V_{DD\_HV\_ADV}$ | SR | D         | SAR ADC<br>reference<br>differential<br>voltage   | —                                | $V_{DD\_HV\_ADV}$<br>-10% | 25  | mV   |    |
| $V_{SS\_HV\_ADR\_S}$                        | SR | P         | SAR ADC<br>ground<br>reference<br>voltage   | —                                | $V_{SS\_HV\_ADV}$         |     | V    |    |
| $V_{SS\_HV\_ADR\_S^-}$<br>$V_{SS\_HV\_ADV}$ | SR | D         | $V_{SS\_HV\_ADR\_S}$<br>differential<br>voltage   | —                                | —                         | 25  | mV   |    |
| $V_{RAMP\_LV}$                              | SR | D         | Slew rate on<br>core power<br>supply pins   | $V_{DD\_LV}$<br>$V_{DD\_LV\_BD}$ | —                         | 20  | V/ms |    |
| $V_{RAMP\_HV}$                              | SR | D         | Slew rate on<br>HV power<br>supply  | —                                | —                         | 100 | V/ms |    |
| $V_{IN}$                                    | SR | P         | I/O input<br>voltage range  | —                                | —                         | 5.5 | V    |    |
| $I_{INJ1}$                                  | SR | T         | DC Injection<br>current (per<br>pin) without<br>performance<br>degradation <sup>(8)</sup><br>(9) (10)   | Digital pins and<br>analog pins  | —3.0                      | —   | 3.0  | mA |
| $I_{INJ2}$                                  | SR | D         | Dynamic<br>Injection<br>current (per<br>pin) with<br>performance<br>degradation <sup>(10)</sup><br>(11) | Digital pins and<br>analog pins  | —10                       | —   | 10   | mA |

1. The ranges in this table are design targets and actual data may vary in the given range.
2. The maximum number of PRAM wait states has to be configured according to the system clock frequency. Refer to [Table 6](#).
3. Core voltage as measured on device pin to guarantee published silicon performance.
4. In the range [1.14-1.08]V, the device functionality and specifications are granted and the device is expected to receive a flag by the internal LVD100 monitors to warn that the regulator (internal or external), providing the  $V_{DD\_LV}$  supply, exited the expected operating conditions. If the internal LVD100 monitors are disabled by the application, then an external voltage monitor with minimum threshold of  $V_{DD\_LV}(\min) = 1.08$  V measured at the device pad, has to be implemented. Please refer to [Section 3.16.3: Voltage monitors](#) for the list of available internal monitors and to the Reference Manual for the configurability of the monitors.

5. Core voltage can exceed 1.26 V with the limitations provided in [Section 3.2: Absolute maximum ratings](#), provided that HVD134\_C monitor reset is disabled.
6. 1.260 V - 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
7. S/D ADC is functional in the range  $3.0\text{ V} < V_{DD\_HV\_ADV} < 4.0\text{ V}$  and  $3.0\text{ V} < V_{DD\_HV\_ADR\_D} < 4.0\text{ V}$ , but precision of conversion is not guaranteed.
8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See [Section 3.2: Absolute maximum ratings](#) for maximum input current for reliability requirements.
9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in [Section 3.8.3: I/O pad current specifications](#).
11. Positive and negative Dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

Table 6. PRAM wait states configuration

| PRAMC WS | Clock Frequency (MHz) |
|----------|-----------------------|
| 1        | ≤ 180                 |
| 0        | ≤ 120                 |

### 3.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.

Table 7. Device supply relation during power-up/power-down sequence

|         |   | Supply2            |                            |                            |   |                        |                        |                       |                       |
|---------|---|--------------------|----------------------------|----------------------------|---|------------------------|------------------------|-----------------------|-----------------------|
|         |   | V <sub>DD_LV</sub> | V <sub>DD_HV_IO_FLEX</sub> | V <sub>DD_HV_IO_JTAG</sub> | V <sub>DD_HV_IO_MAIN</sub><br>V <sub>DD_HV_FLTA</sub> | V <sub>DD_HV_ADV</sub> | V <sub>DD_HV_ADR</sub> | V <sub>DD_LV_BD</sub> | V <sub>DD_HV_BD</sub> |
| Supply1 | V <sub>DD_LV</sub> <sup>(1)</sup>                     |                    | ok                         | ok                         | ok  | ok                     | ok                     | ok                    | ok                    |
|         | V <sub>DD_HV_IO_FLEX</sub>                            | ok                 |                            | ok                         | not allowed   | ok                     | ok                     | ok                    | ok                    |
|         | V <sub>DD_HV_IO_JTAG</sub>                            | ok                 | ok                         |                            | not allowed   | ok                     | ok                     | ok                    | ok                    |
|         | V <sub>DD_HV_IO_MAIN</sub><br>V <sub>DD_HV_FLTA</sub> | ok                 | ok                         | ok                         |   | ok                     | ok                     | ok                    | ok                    |
|         | V <sub>DD_HV_ADV</sub>                                | ok                 | ok                         | ok                         | not allowed   |                        | ok                     | ok                    | ok                    |
|         | V <sub>DD_HV_ADR</sub>                                | ok                 | ok                         | ok                         | not allowed   | not allowed            |                        | ok                    | ok                    |
|         | V <sub>DD_LV_BD</sub>                                 | ok                 | ok                         | ok                         | ok  | ok                     | ok                     |                       | ok                    |
|         | V <sub>DD_HV_BD</sub>                                 | ok                 | ok                         | ok                         | ok  | ok                     | ok                     | ok                    |                       |

1. V<sub>DD\_LV</sub> can be higher than V<sub>DD\_HV</sub> supplies only during power-up/down transient ramps, in case of external LV regulator and if V<sub>DD\_HV</sub> supply voltage level is lower than V<sub>DD\_LV</sub> allowed max operating condition.

During power-up, all functional terminals are maintained in a known state as described in the device pin out IO definition excel file table.

Table 9. Device consumption<sup>(1)</sup> (continued)

| Symbol                          | C  | Parameter | Conditions  | Value                        |     |     | Unit |    |
|---------------------------------|----|-----------|---|------------------------------|-----|-----|------|----|
|                                 |    |           |   | Min                          | Typ | Max |      |    |
| I <sub>DD_LV_BD</sub>           | CC | P         | Buddy Device Consumption on V <sub>DD_LV</sub> supply <sup>(12)</sup>   | T <sub>J</sub> = 150 °C      | —   | —   | 500  | mA |
|                                 |    | D         |   | T <sub>J</sub> = 165 °C      | —   | —   | 600  |    |
| I <sub>DD_HV_BD</sub>           | CC | T         | Buddy Device Consumption on V <sub>DD_HV</sub> supply <sup>(12)</sup>   | —                            | —   | —   | 130  | mA |
| I <sub>SPIKE</sub>              | SR | T         | Maximum short term current spike <sup>(13)</sup>                        | < 20 μs observation window   | —   | —   | 100  | mA |
| dl                              | SR | D         | Current difference ratio to average current (dl/avg(I)) <sup>(14)</sup> | 20 μs observation window     | —   | —   | 20   | %  |
| I <sub>SR</sub> <sup>(15)</sup> | CC | D         | Current variation during power up/down                                  | See footnote <sup>(16)</sup> | —   | —   | 200  | mA |
| I <sub>DDOFF</sub>              | CC | T         | Power-off current on high voltage supply rails <sup>(17)</sup>          | V <sub>DD_HV</sub> = 2.5 V   | 100 | —   | —    | μA |

- The ranges in this table are design targets and actual data may vary in the given range.
- The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I<sub>DD\_LV</sub> and I<sub>DD\_HV</sub> parameters.
- IDD\_LKG (leakage current) and IDD\_LV (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (IDD\_LKG+IDD\_LV). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
- Use case: The switching activity estimated for dynamic consumption is: 7% cores (fMAX), 4% fast platform (fMAX), 2% slow platform (fMAX/2) and IPs (fMAX/2). Consumption does not include I/O toggling, which is highly dependent on the application. ADC and other analog modules are included; Flash consumption includes parallel read and program/erase. Details of the SW configuration are available separately. The total device consumption is I<sub>DD\_LV</sub> + I<sub>DD\_HV</sub> + I<sub>DD\_LKG</sub> for the selected temperature.
- Transmission use case: Three cores running at fMAX with all locksteps on, DMA, PLL, FLASH, 2xCAN, GTM (50% idle, 40% at fMAX/4, 10% at fMAX/2), HSM, 3xSAR.
- Powertrain use case: Three cores running at fMAX with 2 core locksteps on, DMA, PLL, FLASH, 3xCAN, 1xFlexray, GTM (50% idle, 40% at fMAX/4, 10% at fMAX/2), HSM, 3xSAR, 2xADCSD.
- Dynamic consumption of one core, including the dedicated I/D-caches and I/D-MEMS contribution.
- Dynamic consumption of the HSM module, including the dedicated memories, during the execution of Electronic Code Book crypto algorithm on 1 block of 16 byte of shared RAM
- Dynamic consumption of the AMU module standalone.
- Flash in Low Power. Sysclk at 160 MHz, PLL0\_PHI at 160 MHz, XTAL at 40 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6, 7 ON (configured but no reception or transmission), Ethernet ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
- Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
- Worst case usage (data trace, data overlay, full Aurora utilization). If Aurora and JTAGM/LFAST not used, V<sub>DD\_LV\_BD</sub> current is reduced by ~20mA.
- Current spike may occur during normal operation that are above average current, measured on application specific pattern. Internal schemes must be used (eg frequency ramping, feature enable) to ensure that incremental demands are made on the external power supply. An internal auxiliary and clamp regulator can be enabled, in order to support internal current variations. Please refer to the Power Management chapter for the details and the external component requirements.
- Moving window, measured on application specific pattern, with a maximum of 100 mA for the worst case application.



15. This specification is the maximum value and is a boundary for the dl specification.
16. Condition 1: For power on period from 0 V up to normal operation with reset asserted. Condition 2: From reset asserted until PLL running free. Condition 3: Increasing PLL from free frequency to full frequency. Condition 4: reverse order for power down to 0 V.
17.  $I_{DDOFF}$  is the minimum guaranteed consumption of the device during power-up. It can be used to correctly size power-off ballast in case of current injection during power-off state.

### 3.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in the device pin out IO definition excel file.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{RMSSEG}$  maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the  $I_{DYNSEG}$  maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table.

*Note:* In order to ensure the correct functionality for SENT, the sum of all pad usage ratio within the SENT segment should remain below 10%.

Table 17. I/O consumption<sup>(1)</sup>

| Symbol                             | C  | Parameter | Conditions  | Value  |     |     | Unit |    |
|------------------------------------|----|-----------|---|--|-----|-----|------|----|
|                                    |    |           |   | Min  | Typ | Max |      |    |
| Average consumption <sup>(2)</sup> |    |           |   |  |     |     |      |    |
| $I_{RMSSEG}$                       | SR | D         | Sum of all the DC I/O current within a supply segment | —  | —   | 80  | mA   |    |
| $I_{RMS\_W}$                       | CC | D         | RMS I/O current for WEAK configuration                | $C_L = 25 \text{ pF}$ , 2 MHz,<br>$V_{DD} = 5.0 \text{ V} \pm 10\%$  | —   | —   | 1.1  | mA |
|                                    |    |           |   | $C_L = 50 \text{ pF}$ , 1 MHz,<br>$V_{DD} = 5.0 \text{ V} \pm 10\%$  | —   | —   | 1.1  |    |
|                                    |    |           |   | $C_L = 25 \text{ pF}$ , 2 MHz,<br>$V_{DD} = 3.3 \text{ V} \pm 10\%$  | —   | —   | 1.0  |    |
|                                    |    |           |   | $C_L = 25 \text{ pF}$ , 1 MHz,<br>$V_{DD} = 3.3 \text{ V} \pm 10\%$  | —   | —   | 1.0  |    |
| $I_{RMS\_M}$                       | CC | D         | RMS I/O current for MEDIUM configuration              | $C_L = 25 \text{ pF}$ , 12 MHz,<br>$V_{DD} = 5.0 \text{ V} \pm 10\%$ | —   | —   | 5.5  | mA |
|                                    |    |           |   | $C_L = 50 \text{ pF}$ , 6 MHz,<br>$V_{DD} = 5.0 \text{ V} \pm 10\%$  | —   | —   | 5.5  |    |
|                                    |    |           |   | $C_L = 25 \text{ pF}$ , 12 MHz,<br>$V_{DD} = 3.3 \text{ V} \pm 10\%$ | —   | —   | 4.2  |    |
|                                    |    |           |   | $C_L = 25 \text{ pF}$ , 6 MHz,<br>$V_{DD} = 3.3 \text{ V} \pm 10\%$  | —   | —   | 4.2  |    |

## 3.11.4 Low power RC oscillator

Table 25. 1024 kHz internal RC oscillator electrical characteristics

| Symbol                    | C  | Parameter | Conditions  | Value   |      |     | Unit |               |
|---------------------------|----|-----------|---|---|------|-----|------|---------------|
|                           |    |           |   | Min   | Typ  | Max |      |               |
| $F_{\text{sirc}}$         | CC | T         | Slow Internal RC oscillator frequency                     | —   | 1024 | —   | kHz  |               |
| $\delta f_{\text{var}_T}$ | CC | P         | Frequency variation across temperature                    | $-40\text{ }^{\circ}\text{C} < T < 150\text{ }^{\circ}\text{C}$ | -9   | —   | +9   | %             |
| $\delta f_{\text{var}_V}$ | CC | P         | Frequency variation across voltage                        | $-40\text{ }^{\circ}\text{C} < T < 150\text{ }^{\circ}\text{C}$ | -5   | —   | +5   | %             |
| $I_{\text{sirc}}$         | CC | T         | Slow Internal RC oscillator current                       | $T = 55\text{ }^{\circ}\text{C}$                                | —    | —   | 6    | $\mu\text{A}$ |
| $T_{\text{sirc}}$         | CC | T         | Start up time, after switching ON the internal regulator. | —   | —    | —   | 12   | $\mu\text{S}$ |

Table 28. ADC-Comparator electrical specification<sup>(1)</sup> (continued)

| Symbol            | C  | Parameter   | Conditions  | Value |      | Unit         |
|-------------------|----|---|---|-------|------|--------------|
|                   |    |   |   | Min   | Max  |              |
| $\Delta TUE_{10}$ | CC | D<br>TUE degradation due to $V_{DD\_HV\_ADR}$ offset with respect to $V_{DD\_HV\_ADV}$      | $V_{IN} < V_{DD\_HV\_ADV}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [0:25 \text{ mV}]$                     | -1.0  | 1.0  | LSB<br>(10b) |
|                   |    |   | $V_{IN} < V_{DD\_HV\_ADV}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [25:50 \text{ mV}]$                    | -2.0  | 2.0  |              |
|                   |    |   | $V_{IN} < V_{DD\_HV\_ADV}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [50:75 \text{ mV}]$                    | -3.5  | 3.5  |              |
|                   |    |   | $V_{IN} < V_{DD\_HV\_ADV}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [75:100 \text{ mV}]$                   | -6.0  | 6.0  |              |
|                   |    |   | $V_{DD\_HV\_ADV} < V_{IN} < V_{DD\_HV\_ADR}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [0:25 \text{ mV}]$   | -2.5  | 2.5  |              |
|                   |    |   | $V_{DD\_HV\_ADV} < V_{IN} < V_{DD\_HV\_ADR}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [25:50 \text{ mV}]$  | -4.0  | 4.0  |              |
|                   |    |   | $V_{DD\_HV\_ADV} < V_{IN} < V_{DD\_HV\_ADR}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [50:75 \text{ mV}]$  | -7.0  | 7.0  |              |
|                   |    |   | $V_{DD\_HV\_ADV} < V_{IN} < V_{DD\_HV\_ADR}$<br>$V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \in [75:100 \text{ mV}]$ | -12.0 | 12.0 |              |
| $TUE_{INJ2}$      | CC | T<br>TUE degradation addition, due to current injection in $I_{INJ2}$ range. <sup>(5)</sup> | See <a href="#">Table 5: Operating conditions</a> , $I_{INJ2}$ parameter.                                   | 3     |      | LSB          |
| $DNL^{(6)}$       | CC | P<br>Differential non-linearity std. mode   | Standard frequency mode,<br>$V_{DD\_HV\_ADV} > 4 \text{ V}$<br>$V_{DD\_HV\_ADR\_S} > 4 \text{ V}$           | -1    | 2    | LSB<br>(10b) |
|                   |    | T   | High frequency mode,<br>$V_{DD\_HV\_ADV} > 4 \text{ V}$<br>$V_{DD\_HV\_ADR\_S} > 4 \text{ V}$               | -1    | 2    |              |

1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

2. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to [Figure 8](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

13. SNR value guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of  $f_{\text{ADCD\_M}} - f_{\text{ADCD\_S}}$  to  $f_{\text{ADCD\_M}} + f_{\text{ADCD\_S}}$ , where  $f_{\text{ADCD\_M}}$  is the input sampling frequency, and  $f_{\text{ADCD\_S}}$  is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
14. The  $\pm 1\%$  passband ripple specification is equivalent to  $20 * \log_{10}(0.99) = 0.087$  dB.
15. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula:  

$$\text{REGISTER LATENCY} = t_{\text{LATENCY}} + 0.5/f_{\text{ADCD\_S}} + 2(\sim+1)/f_{\text{ADCD\_M}} + 2(\sim+1)/f_{\text{PBRIDGE\_CLK}}$$
 where  $f_{\text{ADCD\_S}}$  is the frequency of the sampling clock,  $f_{\text{ADCD\_M}}$  is the frequency of the modulator, and  $f_{\text{PBRIDGE\_CLK}}$  is the frequency of the peripheral bridge clock feeds to the ADC S/D module. The ( $\sim+1$ ) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing. Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the ADC S/D module.
16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.
17. Consumption is given after power-up, when steady state is reached. Extra consumption up to 2 mA may be required during internal circuitry set-up.

Figure 16. Standby regulator with external ballast mode




Table 38. External components integration

| Symbol            | C  | Parameter | Conditions <sup>(1)</sup>   | Value |       |     | Unit |
|-------------------|----|-----------|---|-------|-------|-----|------|
|                   |    |           |   | Min   | Typ   | Max |      |
| Common Components |    |           |   |       |       |     |      |
| C <sub>E</sub>    | SR | D         | Internal voltage regulator stability external capacitance. <sup>(2) (3)</sup>     | —     | 2x2.2 | —   | μF   |
| R <sub>E</sub>    | SR | D         | Stability capacitor equivalent serial resistance                                  | —     | —     | 50  | mΩ   |
| C <sub>LVn</sub>  | SR | D         | Internal voltage regulator decoupling external capacitance <sup>(2) (4) (5)</sup> | —     | 47    | —   | nF   |

5. For BGA and KGD applications it is recommended to implement at least 5  $C_{LV}$  capacitances.
6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.
7. CB capacitance is required if only the external ballast is implemented.
8. The application has to implement one of the two recommended combinations of external components for the SMPS regulator:  
PMOS, NMOS and CS2 (common), plus CS1\_A and LS\_A (option A), or  
PMOS, NMOS and CS2 (common), plus CS1\_B and LS\_B (option B).
9. The value of the capacitance on the HV supply reported in the datasheet is a general recommendation. The application can select a different number, based on the external regulator and emc requirements.
10. Recommended X7R or X5R ceramic  $-35\%$  /  $+35\%$  variation across process, temperature, voltage and after aging.

## 3.16.2 Voltage regulators

Table 39. Linear regulator specifications


| Symbol                | C  | Parameter | Conditions  | Value                              |      |      | Unit |    |
|-----------------------|----|-----------|---|------------------------------------|------|------|------|----|
|                       |    |           |   | Min                                | Typ  | Max  |      |    |
| V <sub>MREG</sub>     | CC | P         | Main regulator output voltage   | Power-up, before trimming, no load | 1.12 | 1.20 | 1.28 | V  |
|                       | CC | P         |   | After trimming, maximum load       | 1.08 | 1.18 | 1.23 |    |
| ID <sub>D</sub> MREG  | CC | T         | Main regulator current provided to V <sub>DD_LV</sub> domain<br><br>The maximum current required by the device (I <sub>DD_LV</sub> ) may exceed the maximum current which can be provided by the internal linear regulator. In this case, the internal regulator mode cannot be used. | —                                  | —    | 700  | mA   |    |
| ID <sub>D</sub> CLAMP | CC | D         | Main regulator rush current sinked from V <sub>DD_HV_IO_MAIN</sub> domain during V <sub>DD_LV</sub> domain loading  | Power-up condition                 | —    | —    | 400  | mA |
| ΔID <sub>D</sub> MREG | CC | T         | Main regulator current variation  | 20 μs observation window           | —    | —    | —    | mA |
| I <sub>MREGINT</sub>  | CC | D         | Main regulator current consumption  | I <sub>MREG</sub> = max            | —    | —    | 22   | mA |
|                       |    |           |   | I <sub>MREG</sub> = 0 mA           | —    | —    | —    |    |

Table 40. Auxiliary regulator specifications

| Symbol               | C  | Parameter | Conditions  | Value                                   |      |      | Unit |    |
|----------------------|----|-----------|---|---|------|------|------|----|
|                      |    |           |   | Min                                     | Typ  | Max  |      |    |
| V <sub>AUX</sub>     | CC | P         | Aux regulator output voltage                                | After trimming, internal regulator mode | 1.08 | 1.18 | 1.21 | V  |
|                      | CC | P         |   | After trimming, external regulator mode | 1.03 | 1.12 | 1.16 |    |
| ID <sub>D</sub> AUX  | CC | T         | Aux regulator current provided to V <sub>DD_LV</sub> domain | —                                       | —    | 250  | mA   |    |
| ΔID <sub>D</sub> AUX | CC | T         | Aux regulator current variation                             | 20 μs observation window                | -100 | —    | 100  | mA |
| I <sub>AUXINT</sub>  | CC | D         | Aux regulator current consumption                           | I <sub>MREG</sub> = max                 | —    | —    | 1.1  | mA |
|                      |    |           |   | I <sub>MREG</sub> = 0 mA                | —    | —    | 1.1  |    |



Figure 30. DSPI PCS strobe (PCSS) timing (master mode)




3.18.2.1.2 DSPI CMOS master mode — modified timing

Table 55. DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or 1<sup>(1)</sup>

| # | Symbol           | C  | Characteristic | Condition                     |                            | Value <sup>(2)</sup>                                       |  | Unit                     |    |
|---|------------------|----|----------------|-------------------------------|----------------------------|--|--|--------------------------|----|
|   |                  |    |                | Pad drive <sup>(3)</sup>      | Load (C <sub>L</sub> )     | Min  | Max  |                          |    |
| 1 | t <sub>SCK</sub> | CC | D              | SCK cycle time                | SCK drive strength         |  |  |                          | ns |
|   |                  |    |                |                               | Very strong                | 25 pF  | 33.0   | —                        |    |
|   |                  |    |                |                               | Strong                     | 50 pF  | 80.0   | —                        |    |
|   |                  |    |                |                               | Medium                     | 50 pF  | 200.0  | —                        |    |
| 2 | t <sub>CSC</sub> | CC | D              | PCS to SCK delay              | SCK and PCS drive strength |  |  |                          | ns |
|   |                  |    |                |                               | Very strong                | 25 pF  | (N <sup>(4)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 16 | —                        |    |
|   |                  |    |                |                               | Strong                     | 50 pF  | (N <sup>(4)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 16 | —                        |    |
|   |                  |    |                |                               | Medium                     | 50 pF  | (N <sup>(4)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 16 | —                        |    |
|   |                  |    |                | PCS medium and SCK strong     | PCS = 50 pF<br>SCK = 50 pF | (N <sup>(4)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 29 | —  |                          |    |
| 3 | t <sub>ASC</sub> | CC | D              | After SCK delay               | SCK and PCS drive strength |  |  |                          | ns |
|   |                  |    |                |                               | Very strong                | PCS = 0 pF<br>SCK = 50 pF                                  | (M <sup>(6)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 35 | —                        |    |
|   |                  |    |                |                               | Strong                     | PCS = 0 pF<br>SCK = 50 pF                                  | (M <sup>(6)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 35 | —                        |    |
|   |                  |    |                |                               | Medium                     | PCS = 0 pF<br>SCK = 50 pF                                  | (M <sup>(6)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 35 | —                        |    |
|   |                  |    |                | PCS medium and SCK strong     | PCS = 0 pF<br>SCK = 50 pF  | (M <sup>(6)</sup> × t <sub>SYS</sub> <sup>(5)</sup> ) – 35 | —  |                          |    |
| 4 | t <sub>SDC</sub> | CC | D              | SCK duty cycle <sup>(7)</sup> | SCK drive strength         |  |  |                          | ns |
|   |                  |    |                |                               | Very strong                | 0 pF   | $\frac{1}{2}t_{SCK} - 2$                                   | $\frac{1}{2}t_{SCK} + 2$ |    |
|   |                  |    |                |                               | Strong                     | 0 pF   | $\frac{1}{2}t_{SCK} - 2$                                   | $\frac{1}{2}t_{SCK} + 2$ |    |
|   |                  |    |                |                               | Medium                     | 0 pF   | $\frac{1}{2}t_{SCK} - 5$                                   | $\frac{1}{2}t_{SCK} + 5$ |    |

## 3.18.4.2 TxD

Figure 48. TxD signal

Table 68. TxD output characteristics<sup>(1),(2)</sup>

| Symbol   | C  | Characteristic  | Value |                  | Unit |
|--|----|---|-------|------------------|------|
|  |    |   | Min   | Max              |      |
| dCCTxAsym  | CC | D Asymmetry of sending CC at 25 pF load<br>(= dCCTxD <sub>50%</sub> – 100 ns)               | -2.45 | 2.45             | ns   |
| dCCTxD <sub>RISE25</sub> +dCCTxD <sub>FALL25</sub> | CC | D Sum of Rise and Fall time of TxD signal at the<br>output pin <sup>(3),(4)</sup>           | —     | g <sup>(5)</sup> | ns   |
|  |    | D   | —     | g <sup>(6)</sup> |      |
| dCCTxD <sub>01</sub>                               | CC | D Sum of delay between Clk to Q of the last FF<br>and the final output buffer, rising edge  | —     | 25               | ns   |
| dCCTxD <sub>10</sub>                               | CC | D Sum of delay between Clk to Q of the last FF<br>and the final output buffer, falling edge | —     | 25               | ns   |

1. TxD pin load maximum 25 pF.
2. Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.
3. Pad configured as VERY STRONG.
4. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.
5.  $V_{DD\_HV\_IO} = 5.0\text{ V} \pm 10\%$ , Transmission line  $Z = 50\text{ ohms}$ ,  $t_{\text{delay}} = 1\text{ ns}$ ,  $C_L = 10\text{ pF}$ .
6.  $V_{DD\_HV\_IO} = 3.3\text{ V} \pm 10\%$ , Transmission line  $Z = 50\text{ ohms}$ ,  $t_{\text{delay}} = 0.6\text{ ns}$ ,  $C_L = 10\text{ pF}$ .

Table 76. eLQFP176 package mechanical data

| Symbol            | Dimensions  |       |       |                       |       |       |
|-------------------|-------------|-------|-------|-----------------------|-------|-------|
|                   | Millimeters |       |       | Inches <sup>(1)</sup> |       |       |
|                   | Min         | Typ   | Max   | Min                   | Typ   | Max   |
| A                 | —           | —     | 1.60  | —                     | —     | 0.063 |
| A1                | 0.05        | —     | 0.15  | 0.002                 | —     | 0.006 |
| A2                | 1.35        | 1.40  | 1.45  | 0.053                 | 0.055 | 0.057 |
| b                 | 0.17        | 0.22  | 0.27  | 0.007                 | 0.009 | 0.011 |
| c                 | 0.09        | —     | 0.20  | 0.003                 | —     | 0.008 |
| D                 | 25.80       | 26.00 | 26.20 | 1.016                 | 1.023 | 1.031 |
| D1                | 23.90       | 24.00 | 24.10 | 0.941                 | 0.945 | 0.949 |
| D2 <sup>(2)</sup> | 7.30        | —     | 8.95  | 0.287                 | —     | 0.352 |
| D3                | —           | 21.5  | —     | —                     | 0.846 | —     |
| E                 | 25.80       | 26.00 | 26.20 | 1.016                 | 1.023 | 1.031 |
| E1                | 23.90       | 24.00 | 24.10 | 0.941                 | 0.945 | 0.949 |
| E2                | 7.30        | —     | 8.95  | 0.287                 | —     | 0.352 |
| E3 <sup>(2)</sup> | —           | 21.50 | —     | —                     | 0.846 | —     |
| e                 | —           | 0.50  | —     | —                     | 0.019 | —     |
| L                 | 0.45        | 0.60  | 0.75  |                       | 0.024 |       |
| L1                | —           | 1.00  | —     | —                     | 0.039 | —     |
| k                 | 0.0°        | 3.5°  | 7.0°  | 0.0°                  | 3.5°  | 7.0°  |
| ccc               | —           | —     | 0.08  | —                     | —     | 0.003 |

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. The size of exposed pad is variable depending on leadframe design pad size.

mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter ( $\Psi_{JPB}$ ) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

**Equation 5**

$$T_J = T_B + (\Psi_{JPB} \times P_D)$$

where:

$T_T$  = thermocouple temperature on bottom of the package (°C)

$\Psi_{JT}$  = thermal characterization parameter (°C/W)

$P_D$  = power dissipation in the package (W)

Table 81. RAM options<sup>(1)</sup> (continued)

| SPC58NE84 | SPC58EE84 | SPC58NE80 | SPC58EE80 | Type           | Start address | End address |
|-----------|-----------|-----------|-----------|----------------|---------------|-------------|
| 768       | 768       | 768       | 768       |                |               |             |
| 64        | 64        | 64        | 64        | D_MEM<br>CPU_0 | 0x50800000    | 0x5080FFFF  |
| 64        | 64        | 64        | 64        | D_MEM<br>CPU_1 | 0x51800000    | 0x5180FFFF  |
| 32        | 32        | 32        | 32        | D_MEM<br>CPU_2 | 0x52800000    | 0x52807FFF  |

1. RAM size is the sum of TCM and SRAM.