



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Tri-Core
Speed	180MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA
Number of I/O	64
Program Memory Size	6MB (6M × 8)
Program Memory Type	FLASH
EEPROM Size	256K x 8
RAM Size	608K x 8
Voltage - Supply (Vcc/Vdd)	1.2V, 3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	292-FBGA
Supplier Device Package	292-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc58ne84c3qmhar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of contents

1	Introd	uction
	1.1	Document overview
	1.2	Description
	1.3	Device feature summary 10
	1.4	Block diagram
	1.5	Features
2	Packa	ge pinouts, pad characteristics, and signal descriptions 17
	2.1	Pad dimensions/ KGD coordinates 17
3	Electr	ical characteristics
	3.1	Introduction
	3.2	Absolute maximum ratings 19
	3.3	Operating conditions
		3.3.1 Power domains and power up/down sequencing
	3.4	Electrostatic discharge (ESD) 26
	3.5	Electromagnetic emission characteristics
	3.6	Temperature profile
	3.7	Device consumption
	3.8	I/O pad specification
		3.8.1 I/O input DC characteristics
		3.8.2 I/O output DC characteristics
		3.8.3 I/O pad current specifications
	3.9	Reset pad (PORST, ESR0) electrical characteristics
	3.10	PLLs
		3.10.1 PLL0
		3.10.2 PLL1
	3.11	Oscillators
		3.11.1 Crystal oscillator 40 MHz 50
		3.11.2 Crystal Oscillator 32 kHz
		3.11.3 RC oscillator 16 MHz
		3.11.4 Low power RC oscillator



6	Revision history		. 145
---	-------------------------	--	-------



List of figures

Figure 1.	Block diagram	13
Figure 2.	Periphery allocation	14
Figure 3.	I/O input electrical characteristics	33
Figure 4.	I/O output DC electrical characteristics definition	36
Figure 5.	Startup Reset requirements	44
Figure 6.	Noise filtering on reset signal	45
Figure 7.	PLLs integration	47
Figure 8.	Input equivalent circuit (Fast SARn and SARB channels)	54
Figure 9.	LFAST and MSC/DSPI LVDS timing definition	72
Figure 10.	Power-down exit time	73
Figure 11.	Rise/fall time	73
Figure 12.	LVDS pad external load diagram	77
Figure 13.	External regulator mode	81
Figure 14.	Internal regulator with external ballast mode	82
Figure 15.	SMPS Regulator Mode	83
Figure 16.	Standby regulator with external ballast mode	84
Figure 17.	Voltage monitor threshold definition	89
Figure 18.	JTAG test clock input timing	97
Figure 19.	JTAG test access port timing	97
Figure 20.	JTAG JCOMP timing	98
Figure 21.	JTAG boundary scan timing	
Figure 22.	Nexus output timing	100
Figure 23.	Nexus event trigger and test clock timings	101
Figure 24.	Nexus TDI, TMŠ, TDO timing	101
Figure 25.	Aurora timings.	103
Figure 26.	External interrupt timing	104
Figure 27.	External interrupt timing	104
Figure 28.	DSPI CMOS master mode — classic timing, CPHA = 0	108
Figure 29.	DSPI CMOS master mode — classic timing, CPHA = 1	108
Figure 30.	DSPI PCS strobe (PCSS) timing (master mode)	109
Figure 31.	DSPI CMOS master mode — modified timing, CPHA = 0	112
Figure 32.	DSPI CMOS master mode — modified timing, CPHA = 1	112
Figure 33.	DSPI PCS strobe (PCSS) timing (master mode)	113
Figure 34.	DSPI LVDS master mode — modified timing, CPHA = 0	115
Figure 35.	DSPI LVDS master mode — modified timing, CPHA = 1	115
Figure 36.	DSPI LVDS and CMOS master timing-output only-MTFE = 1, CHPA = 1	118
Figure 37.	DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 0	119
Figure 38.	DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 1	120
Figure 39.	MII receive signal timing diagram	121
Figure 40.	MII transmit signal timing diagram	122
Figure 41.	MII async inputs timing diagram	122
Figure 42.	MII serial management channel timing diagram	123
Figure 43.	MII serial management channel timing diagram	124
Figure 44.	RMII receive signal timing diagram.	125
Figure 45.	RMII transmit signal timing diagram	126
Figure 46.	TxEN signal	126
Figure 47.	TxEN signal propagation delays	127
Figure 48.	TxD signal.	128
-		



Symbol		6	Doromotor	Conditiono		Value ⁽¹⁾		Unit
Symbol			Parameter	Conditions	Min	Тур	Max	Unit
V _{SS_HV_ADR_D} - V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADR_D} differential voltage	_	-25	_	25	mV
V _{DD_HV_ADR_S}	SR	Ρ	SAR ADC reference voltage	_	3.0	_	5.5	V
V _{DD_HV_ADR_S} - V _{DD_HV_ADV}	SR	D	SAR ADC reference differential voltage	_	V _{DD_HV_ADV} -10%	_	25	mV
V _{SS_HV_ADR_S}	SR	Ρ	SAR ADC ground reference voltage	_	V	SS_HV_ADV		V
V _{SS_HV_ADR_S} - V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADR_S} differential voltage	_	-25	_	25	mV
V _{RAMP_LV}	SR	D	Slew rate on core power supply pins	V _{DD_LV} V _{DD_LV_BD}	_	—	20	V/ms
V _{RAMP_HV}	SR	D	Slew rate on HV power supply	_	_	—	100	V/ms
V _{IN}	SR	Р	I/O input voltage range	_	0	—	5.5	V
I _{INJ1}	SR	Т	DC Injection current (per pin) without performance degradation ⁽⁸⁾ (⁹⁾ (10)	Digital pins and analog pins	-3.0	_	3.0	mA
I _{INJ2}	SR	D	Dynamic Injection current (per pin) with performance degradation ⁽¹⁰⁾ (11)	Digital pins and analog pins	-10	_	10	mA

Table 5. Operating conditions (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

2. The maximum number of PRAM wait states has to be configured according to the system clock frequency. Refer to Table 6.

3. Core voltage as measured on device pin to guarantee published silicon performance.

4. In the range [1.14-1.08]V, the device functionality and specifications are granted and the device is expected to receive a flag by the internal LVD100 monitors to warn that the regulator (internal or external), providing the V_{DD_LV} supply, exited the expected operating conditions. If the internal LVD100 monitors are disabled by the application, then an external voltage monitor with minimum threshold of V_{DD_LV}(min) = 1.08 V measured at the device pad, has to be implemented. Please refer to Section 3.16.3: Voltage monitors for the list of available internal monitors and to the Reference Manual for the configurability of the monitors.



DocID029333 Rev 3

- Core voltage can exceed 1.26 V with the limitations provided in Section 3.2: Absolute maximum ratings, provided that HVD134_C monitor reset is disabled.
- 1.260 V 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
- 7. S/D ADC is functional in the range 3.0 V < $V_{DD_HV_ADV}$ < 4.0 V and 3.0 V < $V_{DD_HV_ADR_D}$ < 4.0 V, but precision of conversion is not guaranteed.
- 8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See Section 3.2: Absolute maximum ratings for maximum input current for reliability requirements.
- 9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in Section 3.8.3: I/O pad current specifications.
- Positive and negative Dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

PRAMC WS	Clock Frequency (MHz)
1	<u><</u> 180
0	<u><</u> 120

Table 6. PRAM wait states configuration

3.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.



			Supply2							
		V _{DD} LV	V _{DD_HV_IO} _flex	V _{DD_HV_IO} _JTAG	V _{DD_HV_IO_} MAIN V _{DD_HV_FLA}	V _{DD_HV_} adv	V _{DD_HV} _adr	V _{DD_LV_BD}	V _{DD_HV_BD}	
	V _{DD_LV} ⁽¹⁾		ok	ok	ok	ok	ok	ok	ok	
	V _{DD_HV_IO_F} LEX	ok		ok	not allowed	ok	ok	ok	ok	
	V _{DD_HV_IO_J} TAG	ok	ok		not allowed	ok	ok	ok	ok	
Supply1	V _{DD_HV_IO_M} AIN V _{DD_HV_FLA}	ok	ok	ok		ok	ok	ok	ok	
	V _{DD_HV_ADV}	ok	ok	ok	not allowed		ok	ok	ok	
	V _{DD_HV_ADR}	ok	ok	ok	not allowed	not allowed		ok	ok	
	V _{DD_LV_BD}	ok	ok	ok	ok	ok	ok		ok	
	V _{DD_HV_BD}	ok	ok	ok	ok	ok	ok	ok		

Table 7. Device supply relation during power-up/power-down sequence

1. V_{DD_LV} can be higher than V_{DD_HV} supplies only during power-up/down transient ramps, in case of external LV regulator and $\text{Tr} V_{DD_HV}$ supply voltage level is lower than V_{DD_LV} allowed max operating condition.

During power-up, all functional terminals are maintained in a known state as described in the device pin out IO definition excel file table.



Symbol		<u> </u>	Paramatar	Conditiono		Unit			
Symbol			Farameter	Conditions	Min	Тур	Max	onit	
IDD_LV_BD	СС	Р	Buddy Device	T _J = 150 °C	—	—	500	mA	
		D	Consumption on V _{DD_LV} supply ⁽¹²⁾	T _J = 165 °C	—	—	600		
I _{DD_HV_BD}	CC	Т	Buddy Device Consumption on V _{DD_HV} supply ⁽¹²⁾	_	_	—	130	mA	
I _{SPIKE}	SR	Т	Maximum short term current spike ⁽¹³⁾	< 20 µs observation window	_	—	100	mA	
dl	SR	D	Current difference ratio to average current (dl/avg(I)) ⁽¹⁴⁾	20 μs observation window	—	—	20	%	
I _{SR} ⁽¹⁵⁾	CC	D	Current variation during power up/down	See footnote ⁽¹⁶⁾		_	200	mA	
IDDOFF	CC	Т	Power-off current on high voltage supply rails ⁽¹⁷⁾	V _{DD_HV} = 2.5 V	100	_	_	μA	

Table 9. Device consumption⁽¹⁾ (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

- 2. The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I_{DD_LV} and I_{DD_HV} parameters.
- 3. IDD_LKG (leakage current) and IDD_LV (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (IDD_LKG+IDD_LV). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
- 4. Use case: The switching activity estimated for dynamic consumption is: 7% cores (fMAX), 4% fast platform (fMAX), 2% slow platform (fMAX/2) and IPs (fMAX/2). Consumption does not include I/O toggling, which is highly dependent on the application. ADC and other analog modules are included; Flash consumption includes parallel read and program/erase. Details of the SW configuration are available separately. The total device consumption is I_{DD_LV} + I_{DD_HV} + I_{DD_LKG} for the selected temperature.
- Transmission use case: Three cores running at fMAX with all locksteps on, DMA, PLL, FLASH, 2xCAN, GTM (50% idle, 40% at fMAX/4, 10% at fMAX/2), HSM, 3xSAR.
- Powertrain use case: Three cores running at fMAX with 2 core locksteps on, DMA, PLL, FLASH, 3xCAN, 1xFlexray, GTM (50% idle, 40% at fMAX/4, 10% at fMAX/2), HSM, 3xSAR, 2xADCSD.
- 7. Dynamic consumption of one core, including the dedicated I/D-caches and I/D-MEMS contribution.
- Dynamic consumption of the HSM module, including the dedicated memories, during the execution of Electronic Code Book crypto algorithm on 1 block of 16 byte of shared RAM
- 9. Dynamic consumption of the AMU module standalone.
- Flash in Low Power. Sysclk at 160 MHz, PLL0_PHI at 160 MHz, XTAL at 40 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6, 7 ON (configured but no reception or transmission), Ethernet ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
- 11. Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
- Worst case usage (data trace, data overlay, full Aurora utilization). If Aurora and JTAGM/LFAST not used, V_{DD_LV_BD} current is reduced by ~20mA.
- 13. Current spike may occur during normal operation that are above average current, measured on application specific pattern. Internal schemes must be used (eg frequency ramping, feature enable) to ensure that incremental demands are made on the external power supply. An internal auxiliary and clamp regulator can be enabled, in order to support internal current variations. Please refer to the Power Management chapter for the details and the external component requirements.
- 14. Moving window, measured on application specific pattern, with a maximum of 100 mA for the worst case application.



- 15. This specification is the maximum value and is a boundary for the dl specification.
- 16. Condition 1: For power on period from 0 V up to normal operation with reset asserted. Condition 2: From reset asserted until PLL running free. Condition 3: Increasing PLL from free frequency to full frequency. Condition 4: reverse order for power down to 0 V.
- 17. I_{DDOFF} is the minimum guaranteed consumption of the device during power-up. It can be used to correctly size power-off ballast in case of current injection during power-off state.



3.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in the device pin out IO definition excel file.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the ${\sf I}_{\sf RMSSEG}$ maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table.

Note: In order to ensure the correct functionality for SENT, the sum of all pad usage ratio within the SENT segment should remain below 10%.

0h			Decemptor Conditions			Value		11
Symbo	DI	C	Parameter	arameter Conditions		Тур	Мах	Unit
			Average co	onsumption ⁽²⁾				
I _{RMSSEG}	SR	D	Sum of all the DC I/O current within a supply segment	_	-	-	80	mA
I _{RMS_W}	CC	D	RMS I/O current for WEAK configuration	C _L = 25 pF, 2 MHz, V _{DD} = 5.0 V ± 10%	-	—	1.1	mA
				C _L = 50 pF, 1 MHz, V _{DD} = 5.0 V ± 10%	-	—	1.1	
				C _L = 25 pF, 2 MHz, V _{DD} = 3.3 V ± 10%	-	—	1.0	
				C _L = 25 pF, 1 MHz, V _{DD} = 3.3 V ± 10%	-	—	1.0	
I _{RMS_M}	CC	D	RMS I/O current for MEDIUM configuration	C _L = 25 pF, 12 MHz, V _{DD} = 5.0 V ± 10%	-	—	5.5	mA
				C _L = 50 pF, 6 MHz, V _{DD} = 5.0 V ± 10%	-	—	5.5	
				C _L = 25 pF, 12 MHz, V _{DD} = 3.3 V ± 10%	-	—	4.2	
				C _L = 25 pF, 6 MHz, V _{DD} = 3.3 V ± 10%	-	—	4.2	

Table 17. I/O consumption⁽¹⁾



3.11.4 Low power RC oscillator

Symbol		6	Deremeter	Conditiono		Value		Unit
Symbol		C	Farameter	Conditions	Min	Min Typ Max		Unit
F _{sirc}	CC	Т	Slow Internal RC oscillator frequency	_	_	1024	_	kHz
δf _{var_T}	CC	Ρ	Frequency variation across temperature	–40 °C < T < 150 °C	-9	_	+9	%
δf _{var_V}	CC	Ρ	Frequency variation across voltage	–40 °C < T < 150 °C	-5	_	+5	%
I _{sirc}	CC	Т	Slow Internal RC oscillator current	T = 55 °C	_	_	6	μA
T _{sirc}	CC	Т	Start up time, after switching ON the internal regulator.	_	_	_	12	μS

Table 25. 1024 kHz internal RC oscillator electrical characteristics



				0	Va	lue	
Symbol		C	Parameter	Conditions	Min	Max	Unit
ΔTUE_{10}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [0:25 mV]	-1.0	1.0	LSB (10b)
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-2.0	2.0	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-3.5	3.5	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-6.0	6.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4.0	4.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7.0	7.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} < V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-12.0	12.0	
TUE _{INJ2}	CC	Т	TUE degradation addition, due to current injection in I _{INJ2} range. ⁽⁵⁾	See Table 5: Operating conditions, I _{INJ2} parameter.		3	LSB
DNL ⁽⁶⁾	CC	Ρ	Differential non-linearity std. mode	Standard frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB (10b)
		Т		High frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	

Table 28. ADC-Comparato	r electrical s	pecification ⁽¹⁾	(continued)
-------------------------	----------------	-----------------------------	-------------

 Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

2. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to Figure 8 for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.



DocID029333 Rev 3

- 13. SNR value guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f_{ADCD M} f_{ADCD S} to f_{ADCD M} + f_{ADCD S}, where f_{ADCD M} is the input sampling frequency, and f_{ADCD S} is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 14. The $\pm 1\%$ passband ripple specification is equivalent to 20 * log₁₀ (0.99) = 0.087 dB.
- 15. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula: REGISTER LATENCY = $t_{LATENCY} + 0.5/t_{ADCD} + 2 (~+1)/f_{ADCD} + 2 (~+1)/f_{BRIDGEx}$ (LK where f_{ADCD} is the frequency of the sampling clock, $f_{ADCD} = f_{LATENCY} + 0.5/t_{ADCD}$ of the modulator, and $f_{PBRIDGEx}$ (LK where f_{ADCD} is the frequency of the below formula. The clock feeds to the ADC S/D module. The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing. Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the ADC S/D module.
- 16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.
- 17. Consumption is given after power-up, when steady state is reached. Extra consumption up to 2 mA may be required during internal circuitry set-up.





Figure 16. Standby regulator with external ballast mode

Table 38. External components integration

Symbol		C	Parameter	Conditions ⁽¹⁾		Unit		
		C	Farameter	Conditions	Min	Тур	Max	Unit
			Common C	Components				
C _E	SR	D	Internal voltage regulator stability external capacitance. ^{(2) (3)}		_	2x2.2	—	μF
R _E	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	_	_	50	mΩ
C _{LVn}	SR	D	Internal voltage regulator decoupling external capacitance ^{(2) (4) (5)}	Each V _{DD_LV} /V _{SS} pair		47	_	nF

DocID029333 Rev 3



- 5. For BGA and KGD applications it is recommended to implement at least 5 C_{LV} capacitances.
- 6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.
- 7. CB capacitance is required if only the external ballast is implemented.
- The application has to implement one of the two recommended combinations of external components for the SMPS regulator: PMOS, NMOS and CS2 (common), plus CS1_A and LS_A (option A), or PMOS, NMOS and CS2 (common), plus CS1_B and LS_B (option B).
- The value of the capacitance on the HV supply reported in the datasheet is a general recommendation. The application can select a different number, based on the external regulator and emc requirements.
- 10. Recommended X7R or X5R ceramic -35% / +35% variation across process, temperature, voltage and after aging.



3.16.2 Voltage regulators

Symbol		~	Deveneter	Conditions		Unit		
		C Parameter		Conditions	Min	Тур	Max	Unit
V _{MREG}	СС	Ρ	Main regulator output voltage	Power-up, before trimming, no load	1.12	1.20	1.28	V
	CC	Ρ	-	After trimming, maximum load	1.08	1.18	1.23	
IDD _{MREG}	СС	Т	Main regulator current provided to $V_{DD_{LV}}$ domain	_	_	—	700	mA
			The maximum current required by the device (I_{DD_LV}) may exceed the maximum current which can be provided by the internal linear regulator. In this case, the internal regulator mode cannot be used.					
IDD _{CLAMP}	СС	D	Main regulator rush current sinked from V _{DD_HV_IO_MAIN} domain during V _{DD_LV} domain loading	Power-up condition			400	mA
$\Delta \text{IDD}_{\text{MREG}}$	СС	Т	Main regulator current variation	20 µs observation window	_			mA
IMREGINT	СС	D	Main regulator current	I _{MREG} = max	_		22	mA
		D	consumption	I _{MREG} = 0 mA	_	_		

Table 39. Linear regulator specifications

Symbol		c	Paramotor	Conditions		Unit		
		J	Falameter	Conditions	Min	Тур	Max	Unit
V _{AUX}	СС	Ρ	Aux regulator output voltage	After trimming, internal regulator mode	1.08	1.18	1.21	V
	СС	Ρ		After trimming, external regulator mode	1.03	1.12	1.16	
IDD _{AUX}	СС	Т	Aux regulator current provided to $V_{DD_{LV}}$ domain		_	_	250	mA
∆IDD _{AUX}	СС	Т	Aux regulator current variation	20 µs observation window	-100	_	100	mA
I _{AUXINT}	CC	D	Aux regulator current	I _{MREG} = max	_	_	1.1	mA
		D	consumption	I _{MREG} = 0 mA	—	—	1.1	





Figure 30. DSPI PCS strobe (PCSS) timing (master mode)

3.18.2.1.2 DSPI CMOS master mode — modified timing

Table 55. DSPI CMOS master modified timing (full duplex and output only) —	MTFE = 1,
CPHA = 0 or 1 ⁽¹⁾	

	# Cumahal		_	Characteristic	Condition		Value	Unit	
#	Sym	100	C Characterist		Pad drive ⁽³⁾	Load (C _L)	Min	Мах	Unit
1	t _{SCK}	CC	D	SCK cycle time	SCK drive stre	ength			
					Very strong	25 pF	33.0	—	ns
					Strong	50 pF	80.0	—	
					Medium	50 pF	200.0	—	
2	t _{csc}	СС	D	PCS to SCK delay	SCK and PCS strength	S drive			
					Very strong	25 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	ns
					Strong	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$		
					Medium	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 29$	_	
3	t _{ASC}	СС	D	After SCK delay	SCK and PCS strength	S drive			
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$		ns
					Strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	_	
					Medium	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	_	
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	_	
4	t _{SDC}	CC	D	SCK duty cycle ⁽⁷⁾	SCK drive strength				
					Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
					Strong	0 pF	¹ / ₂ t _{SCK} – 2	$\frac{1}{2}t_{SCK} + 2$	
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	$^{1}/_{2}t_{SCK} + 5$	



3.18.4.2 TxD



Figure 48. TxD signal

Table 68. TxD output characteristics^{(1),(2)}

Symbol		<u>د</u>	Characteristic	Val	Unit	
Symbol		C			Мах	Unit
dCCTxAsym	СС	D	Asymmetry of sending CC at 25 pF load (= dCCTxD _{50%} – 100 ns)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}		D	D Sum of Rise and Fall time of TxD signal at the $\binom{3}{4}$		9 ⁽⁵⁾	ns
		D		—	9 ⁽⁶⁾	
dCCTxD ₀₁	СС	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	-	25	ns
dCCTxD ₁₀	СС	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. TxD pin load maximum 25 pF.

 Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.

3. Pad configured as VERY STRONG.

4. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.

5. V_{DD HV IO} = 5.0 V \pm 10%, Transmission line Z = 50 ohms, t_{delay} = 1 ns, C_L = 10 pF.

6. $V_{DD_{-}HV_{-}IO}$ = 3.3 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 0.6 ns, C_L = 10 pF.



	Dimensions										
Symbol		Millimeters		Inches ⁽¹⁾							
	Min	Тур	Мах	Min	Тур	Мах					
А	_	—	1.60	—	—	0.063					
A1	0.05	—	0.15	0.002	—	0.006					
A2	1.35	1.40	1.45	0.053	0.055	0.057					
b	0.17	0.22	0.27	0.007	0.009	0.011					
С	0.09	_	0.20	0.003	_	0.008					
D	25.80	26.00	26.20	1.016	1.023	1.031					
D1	23.90	24.00	24.10	0.941	0.945	0.949					
D2 ⁽²⁾	7.30	—	8.95	0.287	—	0.352					
D3	_	21.5	—	—	0.846	—					
Е	25.80	26.00	26.20	1.016	1.023	1.031					
E1	23.90	24.00	24.10	0.941	0.945	0.949					
E2	7.30	—	8.95	0.287	—	0.352					
E3 ⁽²⁾	—	21.50	—	—	0.846	—					
е	_	0.50	—	—	0.019	—					
L	0.45	0.60	0.75		0.024						
L1	_	1.00	—	—	0.039	—					
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°					
CCC	_	—	0.08	—	—	0.003					

Table 76. eLQFP176 package mechanical data

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. The size of exposed pad is variable depending on leadframe design pad size.



mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ_{JPB}) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

Equation 5 T_J = T_B + ($\Psi_{JPB} \times P_D$)

where:

 T_T = thermocouple temperature on bottom of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)



			(*******			
SPC58NE84	SPC58EE84	SPC58NE80	SPC58EE80	Tuno	Start address	End address
768	768	768	768	туре	Start address	
64	64	64	64	D_MEM CPU_0	0x50800000	0x5080FFFF
64	64	64	64	D_MEM CPU_1	0x51800000	0x5180FFFF
32	32	32	32	D_MEM CPU_2	0x52800000	0x52807FFF

Table 81. RAM options⁽¹⁾ (continued)

1. RAM size is the sum of TCM and SRAM.

