



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Tri-Core
Speed	180MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA
Number of I/O	64
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	256K x 8
RAM Size	608K x 8
Voltage - Supply (Vcc/Vdd)	1.2V, 3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-eLQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc58ne84e7qmhar

Table of contents

1	Introduction	10
1.1	Document overview	10
1.2	Description	10
1.3	Device feature summary	10
1.4	Block diagram	12
1.5	Features	15
2	Package pinouts, pad characteristics, and signal descriptions	17
2.1	Pad dimensions/ KGD coordinates	17
3	Electrical characteristics	18
3.1	Introduction	18
3.2	Absolute maximum ratings	19
3.3	Operating conditions	22
3.3.1	Power domains and power up/down sequencing	24
3.4	Electrostatic discharge (ESD)	26
3.5	Electromagnetic emission characteristics	27
3.6	Temperature profile	28
3.7	Device consumption	29
3.8	I/O pad specification	32
3.8.1	I/O input DC characteristics	32
3.8.2	I/O output DC characteristics	35
3.8.3	I/O pad current specifications	41
3.9	Reset pad (PORST, ESR0) electrical characteristics	44
3.10	PLLs	47
3.10.1	PLL0	47
3.10.2	PLL1	49
3.11	Oscillators	50
3.11.1	Crystal oscillator 40 MHz	50
3.11.2	Crystal Oscillator 32 kHz	51
3.11.3	RC oscillator 16 MHz	51
3.11.4	Low power RC oscillator	53

List of tables

Table 1.	Device summary	2
Table 2.	SPC58xEx feature summary	10
Table 3.	Parameter classifications	18
Table 4.	Absolute maximum ratings	19
Table 5.	Operating conditions	22
Table 6.	PRAM wait states configuration	24
Table 7.	Device supply relation during power-up/power-down sequence	25
Table 8.	ESD ratings,	26
Table 9.	Device consumption	29
Table 10.	I/O pad specification descriptions	32
Table 11.	I/O input electrical characteristics	33
Table 12.	I/O pull-up/pull-down electrical characteristics	35
Table 13.	WEAK/SLOW I/O output characteristics	36
Table 14.	MEDIUM I/O output characteristics	37
Table 15.	STRONG/FAST I/O output characteristics	38
Table 16.	VERY STRONG/VERY FAST I/O output characteristics	39
Table 17.	I/O consumption	41
Table 18.	Reset PAD electrical characteristics	45
Table 19.	Reset Pad state during power-up and reset	46
Table 20.	PLL0 electrical characteristics	47
Table 21.	PLL1 electrical characteristics	49
Table 22.	External 40 MHz oscillator electrical specifications	50
Table 23.	32 kHz External Slow Oscillator electrical specifications	51
Table 24.	Internal RC oscillator electrical specifications	52
Table 25.	1024 kHz internal RC oscillator electrical characteristics	53
Table 26.	ADC pin specification'	54
Table 27.	SARn ADC electrical specification	55
Table 28.	ADC-Comparator electrical specification	59
Table 29.	SDn ADC electrical specification	62
Table 30.	Temperature sensor electrical characteristics	71
Table 31.	LVDS pad startup and receiver electrical characteristics,	73
Table 32.	LFAST transmitter electrical characteristics,,	75
Table 33.	MSC/DSPI LVDS transmitter electrical characteristics , ,	76
Table 34.	MSC LVDS transmitter electrical characteristics for LFAST pads. , ,	76
Table 35.	LFAST PLL electrical characteristics	77
Table 36.	Aurora LVDS electrical characteristics,	79
Table 37.	Power management regulators.	80
Table 38.	External components integration	84
Table 39.	Linear regulator specifications	87
Table 40.	Auxiliary regulator specifications	87
Table 41.	Clamp regulator specifications	88
Table 42.	Standby regulator specifications.	88
Table 43.	SMPS Regulator specifications	88
Table 44.	Voltage monitor electrical characteristics	89
Table 45.	Wait State configuration	92
Table 46.	Flash memory program and erase specifications	92
Table 47.	Flash memory Life Specification	95
Table 48.	JTAG pin AC electrical characteristics'	96

Figure 49. TxD Signal propagation delays	129
Figure 50. I2C input/output timing	132
Figure 51. eLQFP176 package outline	134
Figure 52. FPBGA292 package outline	136
Figure 53. Commercial product scheme	142

- Eighteen LIN and UART communication interface (LINFlexD) modules
 - LINFlexD_0 is a Master/Slave
 - All others are Masters
- 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support, one supporting time-triggered controller area network (TTCAN)
- Dual-channel FlexRay controller
- Two ethernet controllers 10/100 Mbps, compliant IEEE 802.3-2008
 - IEEE 1588-2008 Time stamping (internal 64-bit time stamp)
 - IEEE 802.1AS and IEEE 802.1Qav (AVB-Feature)
 - IEEE 802.1Q VLAN tag detection
 - IPv4 and IPv6 checksum modules
- Flexible Power Supply options:
 - External Regulators (1.2V core, 3.3V–5V IO)
 - Single internal SMPS regulator (eLQFP176, KGD)
 - Single internal Linear Regulator with external ballast (FPBGA292, KGD)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- Standby power domain with smart wake-up sequence (LFBGA292, KGD)

3.2 Absolute maximum ratings


Table 4 describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Stress beyond the listed maxima, even momentarily, may affect device reliability or cause permanent damage to the device.

Table 4. Absolute maximum ratings

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{DD_LV}	SR	D	Core voltage operating life range ⁽¹⁾	—	-0.3	—	1.4	V
$V_{DD_LV_BD}$	SR	D	Buddy device voltage operating life range ⁽²⁾	—	-0.3	—	1.5	V
$V_{DD_HV_IO_MAIN}$ $V_{DD_HV_IO_JTAG}$ $V_{DD_HV_IO_FLEX}$ $V_{DD_HV_IO_BD}$ $V_{DD_HV_FLA}$	SR	D	I/O supply voltage ⁽³⁾	—	-0.3	—	6.0	V
$V_{SS_HV_ADV}$	SR	D	ADC ground voltage	Reference to digital ground	-0.3	—	0.3	V
$V_{DD_HV_ADV}$	SR	D	ADC Supply voltage	Reference to $V_{SS_HV_ADV}$	-0.3	—	6.0	V
$V_{SS_HV_ADR_D}$	SR	D	SD ADC ground reference	—	-0.3	—	0.3	V
$V_{DD_HV_ADR_D}$	SR	D	SD ADC voltage reference	Reference to $V_{SS_HV_ADR_D}$	-0.3	—	6.0	V
$V_{SS}-V_{SS_HV_ADR_D}$	SR	D	$V_{SS_HV_ADR_D}$ differential voltage	—	-0.3	—	0.3	V
$V_{SS_HV_ADR_S}$	SR	D	SAR ADC ground reference	—	-0.3	—	0.3	V
$V_{DD_HV_ADR_S}$	SR	D	SAR ADC voltage reference	Reference to $V_{SS_HV_ADR_S}$	-0.3	—	6.0	V
$V_{SS}-V_{SS_HV_ADR_S}$	SR	D	$V_{SS_HV_ADR_S}$ differential voltage	—	-0.3	—	0.3	V
$V_{SS}-V_{SS_HV_ADV}$	SR	D	$V_{SS_HV_ADV}$ differential voltage	—	-0.3	—	0.3	V

15. This specification is the maximum value and is a boundary for the dI specification.
16. Condition1: For power on period from 0 V up to normal operation with reset asserted. Condition 2: From reset asserted until PLL running free. Condition 3: Increasing PLL from free frequency to full frequency. Condition 4: reverse order for power down to 0 V.
17. I_{DDOFF} is the minimum guaranteed consumption of the device during power-up. It can be used to correctly size power-off ballast in case of current injection during power-off state.

Figure 4. I/O output DC electrical characteristics definition



The following tables provide DC characteristics for bidirectional pads:

- [Table 13](#) provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- [Table 14](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 15](#) provides output driver characteristics for I/O pads when in STRONG/FAST configuration.
- [Table 16](#) provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note: 10%/90% is the default condition for any parameter if not explicitly mentioned differently.

Table 13. WEAK/SLOW I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{ol_W}	CC	D	Output low voltage for Weak type PADs $I_{ol} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.1 * V_{DD}$	V
V_{oh_W}	CC	D	Output high voltage for Weak type PADs $I_{oh} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.9 * V_{DD}$	—	—	V

Table 13. WEAK/SLOW I/O output characteristics (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
R_W	CC	P	Output impedance for Weak type PADs	V _{DD} = 5.0 V ± 10%	380	—	1040	Ω
				V _{DD} = 3.3 V ± 10%	250	—	700	
F _{max_W}	CC	T	Maximum output frequency for Weak type PADs	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	2	MHz
				CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	1	
t _{TR_W}	CC	T	Transition time output pin weak configuration, 10%-90%	CL = 25 pF V _{DD} = 5.0 V + 10% V _{DD} = 3.3 V + 10%	25	—	120	ns
				CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	50	—	240	
t _{SKEW_W}	CC	T	Difference between rise and fall time, 90%-10%	—	—	—	25	%
I _{DCMAX_W}	CC	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	0.5	mA

Table 14. MEDIUM I/O output characteristics

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
V _{ol_M}	CC	D	Output low voltage for Medium type PADs	I _{ol} = 2.0 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	0.1*V _{DD}	V
V _{oh_M}	CC	D	Output high voltage for Medium type PADs	I _{oh} = 2.0 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	0.9*V _{DD}	—	—	V
R_M	CC	P	Output impedance for Medium type PADs	V _{DD} = 5.0 V ± 10%	90	—	260	Ω
				V _{DD} = 3.3 V ± 10%	60	—	170	

Figure 6. Noise filtering on reset signal




Table 18. Reset PAD electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V _{IHRES}	SR	P	Input high level TTL	V _{DD_HV} = 5.0 V ± 10%	2	—	V _{DD_HV_IO} +0.3
V _{ILRES}	SR	P	Input low level TTL	V _{DD_HV} = 5.0 V ± 10%	-0.3	—	0.8
V _{HYSRES}	CC	C	Input hysteresis TTL	V _{DD_HV} = 5.0 V ± 10%	0.3	—	—
V _{DD_POR}	CC	D	Minimum supply for strong pull-down activation	V _{DD_HV} = 5.0 V ± 10%	—	—	1.6

Table 20. PLL0 electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
$ \Delta_{\text{PLL0PHI1SPJ}} ^{(3)}$	CC	T	PLL0_PHI1 single period jitter $f_{\text{PLL0IN}} = 20 \text{ MHz}$ (resonator)	$f_{\text{PLL0PHI1}} = 40 \text{ MHz}$, 6-sigma	—	—	300 ⁽⁴⁾ ps
$\Delta_{\text{PLL0LTJ}}^{(3)}$	CC	T	PLL0 output long term jitter ⁽⁴⁾ $f_{\text{PLL0IN}} = 20 \text{ MHz}$ (resonator), VCO frequency = 800 MHz	10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 250 ps
				16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 300 ps
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 500 ps
I_{PLL0}	CC	T	PLL0 consumption	FINE LOCK state	—	—	6 mA

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.
2. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to [Table 21](#)).
3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.
4. $V_{\text{DD_LV}}$ noise due to application in the range $V_{\text{DD_LV}} = 1.20 \text{ V} \pm 5\%$, with frequency below PLL bandwidth (40 kHz) will be filtered.

Table 28. ADC-Comparator electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
ΔTUE_{10}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-1.0	1.0	LSB (10b)
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-2.0	2.0	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-3.5	3.5	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-6.0	6.0	
				$V_{DD_HV_ADR} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	
				$V_{DD_HV_ADR} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4.0	4.0	
				$V_{DD_HV_ADR} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7.0	7.0	
TUE _{INJ2}	CC	T	TUE degradation addition, due to current injection in I_{INJ2} range. ⁽⁵⁾	See Table 5: Operating conditions , I_{INJ2} parameter.	3		LSB
DNL ⁽⁶⁾	CC	P	Differential non-linearity std. mode	Standard frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	LSB (10b)
				High frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	


- Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to [Figure 8](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

Table 35. LFAST PLL electrical characteristics⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
DC _{REF}	CC	D	PLL reference clock duty cycle (CLKIN)	—	30	—	70 %
PN	CC	D	Integrated phase noise (single side band)	f _{RF_REF} = 20 MHz	—	—	-58 dBc
f _{VCO}	CC	P	PLL VCO frequency	—	312	—	320 ⁽³⁾ MHz
t _{LOCK}	CC	D	PLL phase lock	—	—	150 ⁽⁴⁾	μs
ΔPER _{REF}	SR	T	Input reference clock jitter (peak to peak)	Single period, f _{RF_REF} = 20 MHz	—	—	350 ps
		T		Long term, f _{RF_REF} = 20 MHz	-500	—	500 ps
ΔPER _{EYE}	CC	T	Output Eye Jitter (peak to peak) ⁽⁵⁾	—	—	—	400 ps

1. The specifications in this table apply to both the interprocessor bus and debug LFAST interfaces.
2. If the input frequency is lower than 20 MHz, it is required to set a input division factor of 1.
3. The 320 MHz frequency is achieved with a 20 MHz reference clock.
4. The total lock time is the sum of the coarse lock time plus the programmable lock delay time 2 clock cycles of the peripheral bridge clock that is connected to the PLL on the device (to set the PLL enable bit).
5. Measured at the transmitter output across a 100 Ω termination resistor on a device evaluation board. See [Figure 12](#).

Figure 14. Internal regulator with external ballast mode



3.18 AC Specifications

All AC timing specifications are valid up to 150 °C, except where explicitly noted.

3.18.1 Debug and calibration interface timing

3.18.1.1 JTAG interface timing

Table 48. JTAG pin AC electrical characteristics^{(1),(2)}

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
1	t _{JCYC}	CC	TCK cycle time	100	—	ns
2	t _{JDC}	CC	TCK clock pulse width	40	60	%
3	t _{TCKRISE}	CC	TCK rise and fall times (40%–70%)	—	3	ns
4	t _{TMSS, TDIS}	CC	TMS, TDI data setup time	5	—	ns
5	t _{TMSH, TDIH}	CC	TMS, TDI data hold time	5	—	ns
6	t _{TDOV}	CC	TCK low to TDO data valid	—	15 ⁽³⁾	ns
7	t _{TDOL}	CC	TCK low to TDO data invalid	0	—	ns
8	t _{TDOHZ}	CC	TCK low to TDO high impedance	—	15	ns
9	t _{JCMPPW}	CC	JCOMP assertion time	100	—	ns
10	t _{JCMPS}	CC	JCOMP setup time to TCK low	40	—	ns
11	t _{BSDV}	CC	TCK falling edge to output valid	—	600 ⁽⁴⁾	ns
12	t _{BSDVZ}	CC	TCK falling edge to output valid out of high impedance	—	600	ns
13	t _{BSDHZ}	CC	TCK falling edge to output high impedance	—	600	ns
14	t _{BSDST}	CC	Boundary scan input valid to TCK rising edge	15	—	ns
15	t _{BSDHT}	CC	TCK rising edge to boundary scan input invalid	15	—	ns

1. These specifications apply to JTAG boundary scan only. See [Table 49](#) for functional specifications.
2. JTAG timing specified at $V_{DD_HV_IO_JTAG} = 4.0$ to 5.5 V and max. loading per pad type as specified in the I/O section of the datasheet.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

3.18.1.3 Aurora LVDS interface timing

Table 50. Aurora LVDS interface timing specifications

Symbol	C	Parameter	Value			Unit
			Min	Typ	Max	
Data Rate						
—	SR	T	Data rate	—	—	1250 Mbps
STARTUP						
t _{STRT_BIAS}	CC	T	Bias startup time ⁽¹⁾	—	—	5 μ s
t _{STRT_TX}	CC	T	Transmitter startup time ⁽²⁾	—	—	5 μ s
t _{STRT_RX}	CC	T	Receiver startup time ⁽³⁾	—	—	4 μ s

1. Startup time is defined as the time taken by LVDS current reference block for settling bias current after its pwr_down (power down) has been deasserted. LVDS functionality is guaranteed only after the startup time.
2. Startup time is defined as the time taken by LVDS transmitter for settling after its pwr_down (power down) has been deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is guaranteed only after the startup time.
3. Startup time is defined as the time taken by LVDS receiver for settling after its pwr_down (power down) has been deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is guaranteed only after the startup time.

3.18.1.4 Aurora debug port timing

Table 51. Aurora debug port timing

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
1	t _{REFCLK}	CC	Reference clock frequency	625	1250	MHz
1a	t _{MCYC}	CC	Reference clock rise/fall time	—	400	ps
2	t _{RCDC}	CC	Reference clock duty cycle	45	55	%
3	J _{RC}	CC	Reference clock jitter	—	40	ps
4	t _{STABILITY}	CC	Reference clock stability	50	—	PPM
5	BER	CC	Bit error rate	—	10 ⁻¹²	—
6	J _D	SR	Transmit lane deterministic jitter	—	0.17	OUI
7	J _T	SR	Transmit lane total jitter	—	0.35	OUI
8	S _O	CC	Differential output skew	—	20	ps
9	S _{MO}	CC	Lane to lane output skew	—	1000	ps
10	OUI	CC	Aurora lane unit interval ⁽¹⁾	625 Mbps	1600	ps
				1.25 Gbps	800	

1. $\pm +/-100$ PPM

**Table 58. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1,
CPOL = 0 or 1, continuous SCK clock^{(1),(2)}**

#	Symbol	C	Characteristic	Condition		Value ⁽³⁾		Unit
				Pad drive ⁽⁴⁾	Load (C_L)	Min	Max	
1	t_{SCK}	CC	D SCK cycle time	SCK drive strength				
				Very strong	25 pF	33.0	—	ns
				Strong	50 pF	80.0	—	ns
				Medium	50 pF	200.0	—	ns
2	t_{CSV}	CC	D PCS valid after SCK ⁽⁵⁾	SCK and PCS drive strength				
				Very strong	25 pF	7	—	ns
				Strong	50 pF	8	—	ns
				Medium	50 pF	16	—	ns
				PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	29	—	ns
3	t_{CSH}	CC	D PCS hold after SCK ⁽⁵⁾	SCK and PCS drive strength				
				Very strong	PCS = 0 pF SCK = 50 pF	-14	—	ns
				Strong	PCS = 0 pF SCK = 50 pF	-14	—	ns
				Medium	PCS = 0 pF SCK = 50 pF	-33	—	ns
				PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	-35	—	ns
4	t_{SDC}	CC	D SCK duty cycle ⁽⁶⁾	SCK drive strength				
				Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
				Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
				Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	ns
SOUT data valid time (after SCK edge)								
9	t_{SUO}	CC	D SOUT data valid time from SCK CPHA = 1 ⁽⁷⁾	SOUT and SCK drive strength				
				Very strong	25 pF	—	7.0	ns
				Strong	50 pF	—	8.0	ns
				Medium	50 pF	—	16.0	ns
SOUT data hold time (after SCK edge)								
10	t_{HO}	CC	D SOUT data hold time after SCK CPHA = 1 ⁽⁷⁾	SOUT and SCK drive strength				
				Very strong	25 pF	-7.7	—	ns
				Strong	50 pF	-11.0	—	ns
				Medium	50 pF	-15.0	—	ns

3.18.4.2 TxD

Figure 48. TxD signal




Table 68. TxD output characteristics^{(1),(2)}

Symbol	C	Characteristic	Value		Unit
			Min	Max	
dCCTxDAsym	CC	D Asymmetry of sending CC at 25 pF load (= dCCTxD _{50%} – 100 ns)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}	CC	Sum of Rise and Fall time of TxD signal at the output pin ^{(3),(4)}	—	9 ⁽⁵⁾	ns
	D		—	9 ⁽⁶⁾	
dCCTxD ₀₁	CC	D Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxD ₁₀	CC	D Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. TxD pin load maximum 25 pF.
2. Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.
3. Pad configured as VERY STRONG.
4. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.
5. $V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$, Transmission line $Z = 50 \text{ ohms}$, $t_{delay} = 1 \text{ ns}$, $C_L = 10 \text{ pF}$.
6. $V_{DD_HV_IO} = 3.3 \text{ V} \pm 10\%$, Transmission line $Z = 50 \text{ ohms}$, $t_{delay} = 0.6 \text{ ns}$, $C_L = 10 \text{ pF}$.

Table 70. PSI5 timing

Symbol	C	Parameter	Value		Unit
			Min	Max	
t _{MSG_DLY}	CC	D	Delay from last bit of frame (CRC0) to assertion of new message received interrupt	—	3 μ s
t _{SYNC_DLY}	CC	D	Delay from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin	—	2 μ s
t _{MSG_JIT}	CC	D	Delay jitter from last bit of frame (CRC0) to assertion of new message received interrupt	—	1 cycles ⁽¹⁾
t _{SYNC_JIT}	CC	D	Delay jitter from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin	—	+/- $(1\text{PSI5_1}\mu\text{s_CLK} + 1\text{PBRIDGE}_\text{CLK})$ cycles

1. Measured in PSI5 clock cycles (PBRIDGE_n_CLK on the device). Minimum PSI5 clock period is 20 ns.

3.18.6 CAN timing

The following table describes the CAN timing.

Table 71. CAN timing

Symbol	Parameter	Condition	Value			Unit
			Min	Typ	Max	
t _{P(RX:TX)}	CAN controller propagation delay time standard pads	Medium type pads 25pF load	—	—	70	ns
		Medium type pads 50pF load	—	—	80	
		STRONG, VERY STRONG type pads 25pF load	—	—	60	
		STRONG, VERY STRONG type pads 50pF load	—	—	65	
t _{PLP(RX:TX)}	CAN controller propagation delay time low power pads	Medium type pads 25pF load	—	—	90	ns
		Medium type pads 50pF load	—	—	100	
		STRONG, VERY STRONG type pads 25pF load	—	—	80	
		STRONG, VERY STRONG type pads 50pF load	—	—	85	

3.18.7 UART timing

UART channel frequency support is shown in the following table.

4.1 eLQFP176 package information

Figure 51. eLQFP176 package outline




Table 82. Document revision history (continued)

Date	Revision	Changes
03-April-2017	2	<p><i>Table 28: ADC-Comparator electrical specification:</i></p> <ul style="list-style-type: none"> – Classification for parameter "$I_{ADCREFH}$" changed from "C" to "T" – Removed table footnote "Values are subject to change (possibly improved to ± 2 LSB) after characterization" – For parameter f_{ADCK}, replaced the min value "7.5" with ">13.33" <p><i>Table 26: ADC pin specification,:</i></p> <p>For I_{LK_G} changed condition "C" to "—".</p> <p><i>Table 29: SDn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Added footnote "When using a GAIN ... resolution of 15 bits" to parameter "RESOLUTION". – Added footnote "Conversion offset ... offset error" to parameter V_{OFFSET}. – Removed footnote "SNR value guaranteed ... frequency range" from parameters- $SNR_{DIFF150}$ and $SNR_{DIFF333}$. – In V_{cmrr}, changed "SR" to "CC" and "D" to "T" – Changed min value from "1.5" to "—" in parameter "I_{ADV_D}" – Changed min value from "3" to "—" in parameter "ΣI_{ADR_D}". – Added footnote "Consumption is given ... set-up" to parameter "ΣI_{ADR_D}" – Removed footnote "Sampling is $f_{ADCD_M}/2$" – Updated footnote "S/D ADC is ...12 dB" – Added table footnote "This parameter ...3 dB less" to parameters - $SNR_{DIFF150}$, $SNR_{DIFF333}$, and SNR_{SE150} – Replaced the max value of ΣI_{ADR_D} of "16" with "80". <p><i>Figure 8: Input equivalent circuit (Fast SARn and SARB channels):</i></p> <p>Updated the figure.</p> <p><i>Table 30: Temperature sensor electrical characteristics:</i></p> <p>For "temperature monitoring range", classification removed (was C)</p> <p><i>Table 35: LFAST PLL electrical characteristics:</i></p> <ul style="list-style-type: none"> – Min and Max value of parameter "ERR_{REF}" updated from "TBD" to "-1" and "+1" respectively – Max value of parameter "PN" updated from "TBD" to "-58" – Frequency of parameter "ΔPER_{REF}" updated from "10MHz" to "20MHz". – Max value of parameter "ΔPER_{REF}" for condition "Single period" updated from "TBD" to "350" – Min and Max value of parameter "ΔPER_{REF}" for condition "Long period" updated from "TBD" to "-500" and "+500" respectively. <p><i>Table 36: Aurora LVDS electrical characteristics,:</i></p> <ul style="list-style-type: none"> – For parameter ΔV_{I_L}, changed classification to "T" – For parameter ΔV_{OD_LVDS}, changed the classification to "T".