

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Tri-Core
Speed	180MHz
Connectivity	CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI
Peripherals	DMA
Number of I/O	64
Program Memory Size	6MB (6M × 8)
Program Memory Type	FLASH
EEPROM Size	256K x 8
RAM Size	608K x 8
Voltage - Supply (Vcc/Vdd)	1.2V, 3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-eLQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc58ne84e7qmhay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. Periphery allocation



Cumhal		6	Devementer	Conditions		Value		l lasit
Symbol			Parameter	Conditions	Min	Тур	Max	Unit
				—	-0.3	—	6.0	
			I/O input voltage	Relative to V <sub>ss</sub>	-0.3	—	—	
V <sub>IN</sub>	SR	D	range <sup>(4) (5)</sup>	Relative to V <sub>DD_HV_IO</sub> and V <sub>DD_HV_ADV</sub>	_	_	0.3	
T <sub>TRIN</sub>	SR	D	Digital Input pad transition time <sup>(6)</sup>	—	—	—	1	ms
I <sub>INJ</sub>	SR	т	Maximum DC injection current for each — analog/digital PAD <sup>(7)</sup>		-5	_	5	mA
T <sub>STG</sub>	SR	т	Maximum non- operating Storage temperature range	Maximum non- operating Storage — temperature range		_	125	°C
T <sub>PAS</sub>	SR	С	Maximum nonoperating temperature during passive lifetime	Maximum nonoperating temperature during passive lifetime		_	150 <sup>(8)</sup>	ů
T <sub>STORAGE</sub>	SR		Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C	_	_	20	years
T <sub>SDR</sub>	SR	т	Maximum solder temperature Pb- free packaged <sup>(9)</sup>	_	_	_	260	°C
MSL	SR	т	Moisture sensitivity level <sup>(10)</sup>	_	_	_	3	_
T <sub>XRAY</sub> dose	SR	т	Maximum cumulated XRAY dose	Typical range for X-rays source during inspection:80 ÷ 130 KV; 20 ÷ 50 μA	_	_	1	grey

Table 4. Absolute maximum ratings (continued)



- 1. V<sub>DD\_LV</sub>: allowed 1.335 V 1.400 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.260 V 1.335 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in Section 3.3: Operating conditions. In the range [1.26-1.33] V and if the above-mentioned cumulative times are not exceeded, the device functionality is granted and is expected to receive a flag by the internal HVD134 monitors to warn that the regulator (internal or external), providing the VDD\_LV supply, exited the expected operating conditions. If the internal HVD134 monitors are disabled by the application, then an external voltage monitor with equivalent thresholds measured at the device pad, has to be implemented. Please refer to Section 3.16.3: Voltage monitors for the list of available internal monitors and to the Reference Manual for the configurability of the monitors. In this range, the device may exceed the maximum consumptions reported in Table 9: Device consumption.
- V<sub>DD\_LV\_BD</sub>: allowed 1.450 V 1.500 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.375 V 1.450 V for 10 hours cumulative time at maximum T<sub>J</sub> = 125 °C. Remaining time as defined in Section 3.3: Operating conditions.
- 3. V<sub>DD HV</sub>: allowed 5.5 V–6.0 V for 60 seconds cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in *Section 3.3: Operating conditions*.
- 4. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V can be used for nominal calculations.
- 5. Relative value can be exceeded if design measures are taken to ensure injection current limitation (parameter IINJ).
- 6. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.
- The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in Section 3.8.3: I/O pad current specifications.
- 175°C are allowed for limited time. Mission profile with passive lifetime temperature >150°C have to be evaluated by ST to confirm that are granted by product qualification.
- 9. Solder profile per IPC/JEDEC J-STD-020D.
- 10. Moisture sensitivity per JDEC test method A112.



Symbol	C Barameter Conditions			Unit				
Symbol			Parameter	Conditions	Min	Тур	Max	Unit
V <sub>SS_HV_ADR_D</sub> - V <sub>SS_HV_ADV</sub>	SR	D	V <sub>SS_HV_ADR_D</sub> differential voltage	_	-25	_	25	mV
V <sub>DD_HV_ADR_S</sub>	SR	Ρ	SAR ADC reference voltage	_	3.0	_	5.5	V
V <sub>DD_HV_ADR_S</sub> - V <sub>DD_HV_ADV</sub>	SR	D	SAR ADC reference differential voltage	_	V <sub>DD_HV_ADV</sub> — 25 -10%		25	mV
V <sub>SS_HV_ADR_S</sub>	SR	Ρ	SAR ADC ground reference voltage	- V <sub>SS_HV_ADV</sub>			V	
V <sub>SS_HV_ADR_S</sub> - V <sub>SS_HV_ADV</sub>	SR	D	V <sub>SS_HV_ADR_S</sub> differential voltage	_	— — — — —		25	mV
V <sub>RAMP_LV</sub>	SR	D	Slew rate on core power supply pins	V <sub>DD_LV</sub> V <sub>DD_LV_BD</sub>	_	—	20	V/ms
V <sub>RAMP_HV</sub>	SR	D	Slew rate on HV power supply	_	_	—	100	V/ms
V <sub>IN</sub>	SR	Р	I/O input voltage range	_	0	—	5.5	V
I <sub>INJ1</sub>	SR	Т	DC Injection current (per pin) without performance degradation <sup>(8)</sup> ( <sup>9)</sup> (10)	Digital pins and analog pins	-3.0	_	3.0	mA
I <sub>INJ2</sub>	SR	D	Dynamic Injection current (per pin) with performance degradation <sup>(10)</sup> (11)	Digital pins and analog pins	-10	_	10	mA

Table 5. Operating conditions (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

2. The maximum number of PRAM wait states has to be configured according to the system clock frequency. Refer to Table 6.

3. Core voltage as measured on device pin to guarantee published silicon performance.

4. In the range [1.14-1.08]V, the device functionality and specifications are granted and the device is expected to receive a flag by the internal LVD100 monitors to warn that the regulator (internal or external), providing the V<sub>DD\_LV</sub> supply, exited the expected operating conditions. If the internal LVD100 monitors are disabled by the application, then an external voltage monitor with minimum threshold of V<sub>DD\_LV</sub>(min) = 1.08 V measured at the device pad, has to be implemented. Please refer to Section 3.16.3: Voltage monitors for the list of available internal monitors and to the Reference Manual for the configurability of the monitors.



- Core voltage can exceed 1.26 V with the limitations provided in Section 3.2: Absolute maximum ratings, provided that HVD134\_C monitor reset is disabled.
- 1.260 V 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
- 7. S/D ADC is functional in the range 3.0 V <  $V_{DD_HV_ADV}$  < 4.0 V and 3.0 V <  $V_{DD_HV_ADR_D}$  < 4.0 V, but precision of conversion is not guaranteed.
- 8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See Section 3.2: Absolute maximum ratings for maximum input current for reliability requirements.
- 9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in Section 3.8.3: I/O pad current specifications.
- Positive and negative Dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

PRAMC WS	Clock Frequency (MHz)
1	<u>&lt;</u> 180
0	<u>&lt;</u> 120

Table 6. PRAM wait states configuration

## 3.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.





Figure 14. Internal regulator with external ballast mode



SymbolCParameterControllorits/PMinTypMax $R_{LVn}$ SRDStability capacitor equivalent serial resistance50m0 $C_{BV}$ SRDBulk capacitance for HV supply4.7 $\mu^{F}$ $C_{HVn}$ SRDDecoupting capacitance for balatat and 10s <sup>(2)</sup> on all $V_{DD_{-HV, IO}/V_{SS}$ pairs100nF $C_{FLA}$ SRDDecoupting capacitance for flash capacitance <sup>(2)</sup> 10nF $C_{ADC}$ SRDADC supply external capacitance <sup>(2)</sup> $V_{DD_{-HV, ADV}/V_{SS, HV_ADV}$ 2.2 $\mu^{F}$ $C_{ADC}$ SRDRecommended external NPN transistorsNJD2873T4, BCP682.2 $\mu^{F}$ $V_{Q}$ SRDRecommended external NPN transistorsNJD2873T4, BCP6850m0 $V_{Q}$ SRDRecommended external NPN transistorNJD2873T4, BCP68 $\mu^{F}$ $V_{Q}$ SRDRecommended external NPN transistorNJD2873T4, BCP68 $\mu^{F}$ $V_{Q}$ SRDStability capacitor equivalent transistorTotal resistance $\mu^{F}$ $R_{B}$ SRDStability capacitor equivalent tor SMPS modeTotal resistance50m0PMOSSRDRecommended PMOS trans	Symbol		C Baramator		Conditions <sup>(1)</sup>		Unit		
$ \begin{array}{ c c c c c c } \hline R_{LVn} & SR & D & Stability capacitor equivalent serial resistance & & & & & & & &$	Symbo		C	Farameter	Conditions. /	Min	Тур	Max	Unit
$ \begin{array}{c c c c c c } \hline C_{BV} & SR & D & Bulk capacitance for HV supply(2) & & & 4.7 & & \muF \\ \hline C_{HVn} & SR & D & Decoupling capacitance for flash of V_{DD_{1}HV_{1}ON_{SS}} pairs A^{} $	R <sub>LVn</sub>	SR	D	Stability capacitor equivalent serial resistance	—		—	50	mΩ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C <sub>BV</sub>	SR	D	Bulk capacitance for HV supply <sup>(2)</sup>	—	—	4.7	—	μF
$ \begin{array}{c c c c c c } \hline C_{FLA} & SR & D & Decoupling capacitance for flash &$	C <sub>HVn</sub>	SR	D	Decoupling capacitance for ballast and IOs <sup>(2)</sup>	on all $V_{DD\_HV\_IO}/V_{SS}$ and $V_{DD\_HV\_ADR}/V_{SS}$ pairs		100	_	nF
$\begin{tabular}{ c c c c c } \hline C_{ADC} & SR & D & ADC supply external \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	C <sub>FLA</sub>	SR	D	Decoupling capacitance for flash supply <sup>(6)</sup>			10	_	nF
Internal Linear Regulator with External Ballast Mode $Q_{EXT}$ $SR$ $R$ $R$ Recommended external NPN transistorsNJD2873T4, BCP68 $V_{Q}$ $SR$ $R$ $R$ External NPN transistor collector voltage $ 2.0$ $r$ $V_{DD}$ $H_{V, IO}$ $MANC_BSRRRInternal voltage regulator stabilitybase(5) (7)  2.2rV_{DD}H_{V, IO}MANR_BSRRRStability capaciton cequivalentbase(5) (7)Total resistance includingboard track   50^{\circ}M^{\circ}R_BSRRRRStability capaciton cequivalentboard trackTotal resistance includingboard track    50^{\circ}M^{\circ}MMOSSRRRRecommended PMOS transistorfor SMPS modePMPB100XPEAfor SMPS mode   +++MMOSSRRRRRRRR    ++++MMOSSRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR$	C <sub>ADC</sub>	SR	D	ADC supply external capacitance <sup>(2)</sup>	V <sub>DD_HV_ADV/</sub> V <sub>SS_HV_ADV</sub> pair.		2.2	_	μF
				Internal Linear Regulator	with External Ballast Mode				
	Q <sub>EXT</sub>	SR	D	Recommended external NPN transistors	NJD2873T4, BCP68				
CB BSR BD Internal voltage regulator stability external capacitance on ballast base(5) (7)-L2 C-μFRB BSR SDStability capacitor equivalent serial resistanceTotal resistance including board track50MΩSMPS Regulator ModeCommon Contronuo	V <sub>Q</sub>	SR	D	External NPN transistor collector voltage	_	2.0		V <sub>DD</sub> HV_IO _MAIN	V
$\begin{array}{c c c c c c } \hline R_{B} & R & R & R & R & R & R & R & R & R & $	C <sub>B</sub>	SR	D	Internal voltage regulator stability external capacitance on ballast base <sup>(5) (7)</sup>	_	—	2.2	—	μF
SMPS Regulator ModeCommon Configuration (8)PMOSSRDRecommended PMOS transistor for SMPS modePMPB100XPEANMOSSRDRecommended NMOS transistor for SMPS modePMPB55XNEACS2SRDSMPS External capacitance on $HV$ supply <sup>(2)</sup> PMPB55XNEAOption A	R <sub>B</sub>	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	_	—	50	mΩ
Common Contract PMOSSR RDRecommended PMOS transistor for SMPS modePMPB100XPEANMOSSR RDRecommended NMOS transistor for SMPS modePMPB55XNEACS2SR RDSMPS External capacitance on 				SMPS Reg	ulator Mode		•	•	
PMOS NMOSSR S RDRecommended PMOS transistor for SMPS modePMPB100XPEANMOSSR SDRecommended NMOS transistor for SMPS modePMPB55XNEA $C_{S2}$ SR DDSMPS External capacitance on HV supply (2)-50% $47^{(9)}$ $+35$ $\mu$ FOption A $C_{S1\_A}$ SR DDSMPS External capacitance on LV supply (2)-50% $2x10$ $+35$ $\mu$ FOption B $C_{S1\_B}$ SR DDSMPS External inductance on LV supply (10)-30% $3x10$ $+35\%$ $\mu$ FOption B $C_{S1\_B}$ SR DDSMPS External capacitance on LV supply (10)-30% $3x10$ $+35\%$ $\mu$ F	Common C	onfigu	ratic	n <sup>(8)</sup>					
NMOSSRDRecommended NMOS transistor for SMPS modePMPB55XNEA $C_{S2}$ SRDSMPS External capacitance on HV supply <sup>(2)</sup> -50% $47^{(9)}$ $+35$ $\mu$ FOption A $C_{S1_A}$ SRDSMPS External capacitance on LV supply <sup>(2)</sup> -50% $2x10$ $+35$ $\mu$ F $L_{S_A}$ SRDSMPS External inductance50% $2x10$ $+30\%$ $\mu$ HOption B $C_{S1_B}$ SRDSMPS External capacitance on LV supply <sup>(10)</sup> 35% $3x10$ $+35\%$ $\mu$ F $L_{S_B}$ SRDSMPS External capacitance on LV supply <sup>(10)</sup> 30% $4.7$ $+30\%$ $\mu$ H	PMOS	SR	D	Recommended PMOS transistor for SMPS mode	PMPB100XPEA				
$            \begin{array}{ccccccccccccccccccccccccc$	NMOS	SR	D	Recommended NMOS transistor for SMPS mode	PMPB55XNEA				
Option A $C_{S1_A}$ SRDSMPS External capacitance on LV supply <sup>(2)</sup> -50%2x10+35 $\mu$ F $L_{S_A}$ SRDSMPS External inductance30%10+30% $\mu$ HOption B $C_{S1_B}$ SRDSMPS External capacitance on LV supply <sup>(10)</sup> 35%3x10+35% $\mu$ F $L_{S_B}$ SRDSMPS External inductance30%4.7+30% $\mu$ H	C <sub>S2</sub>	SR	D	SMPS External capacitance on HV supply <sup>(2)</sup>	—	-50%	47 <sup>(9)</sup>	+35	μF
$            \begin{array}{c} C_{S1\_A} \\ L_{S\_A} \\ SR \end{array} \begin{array}{c} SR \\ D \end{array} & \begin{array}{c} SMPS \ \ \ SmPS \ \ \ supply^{(2)} \\ L_{S\_A} \\ Option \ B \end{array} & \begin{array}{c} SMPS \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	Option A								
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	C <sub>S1_A</sub>	SR	D	SMPS External capacitance on LV supply <sup>(2)</sup>	_	-50%	2x10	+35	μF
Option B $C_{S1_B}$ SR       D       SMPS External capacitance on LV supply <sup>(10)</sup> -35%       3x10       +35% $\mu$ F $L_{S_B}$ SR       D       SMPS External inductance        -30%       4.7       +30% $\mu$ H	L <sub>S_A</sub>	SR	D	SMPS External inductance		-30%	10	+30%	μH
	Option B								
$L_{S_B}$ SR D SMPS External inductance $-30\%$ 4.7 +30% $\mu$ H	C <sub>S1_B</sub>	SR	D	SMPS External capacitance on LV supply <sup>(10)</sup>	35		3x10	+35%	μF
	L <sub>S_B</sub>	SR	D	SMPS External inductance	_	-30%	4.7	+30%	μH

Table 38	External	compo	onents	integration	(continued)
Table 50.	External	compe	mento	megration	Continued

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_{J}$  = –40 / 165 °C, unless otherwise specified.

2. Recommended X7R or X5R ceramic –50% / +35% variation across process, temperature, voltage and after aging.

3. CE capacitance is required both in internal and external regulator mode.

4. For noise filtering, add a high frequency bypass capacitance of 10 nF.



- 5. For BGA and KGD applications it is recommended to implement at least 5 C<sub>LV</sub> capacitances.
- 6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.
- 7. CB capacitance is required if only the external ballast is implemented.
- The application has to implement one of the two recommended combinations of external components for the SMPS regulator: PMOS, NMOS and CS2 (common), plus CS1\_A and LS\_A (option A), or PMOS, NMOS and CS2 (common), plus CS1\_B and LS\_B (option B).
- The value of the capacitance on the HV supply reported in the datasheet is a general recommendation. The application can select a different number, based on the external regulator and emc requirements.
- 10. Recommended X7R or X5R ceramic -35% / +35% variation across process, temperature, voltage and after aging.



## 3.16.3 Voltage monitors

The monitors and their associated levels for the device are given in Table 44. Figure 17 illustrates the workings of voltage monitoring threshold.





Table 44. Voltage monitor e	lectrical characteristics
-----------------------------	---------------------------

Symbol		<u>د</u>	Supply/Decomptor	Conditiono		Unit		
		J	Supply/Parameter	Conditions	Min	Тур	Max	Unit
			PowerOn Rese	t HV				
V <sub>POR200_C</sub>	СС	Ρ	V <sub>DD_HV_IO_MAIN</sub>	—	1.80	2.18	2.40	V
Minimum Voltage Detectors HV								
V <sub>MVD270_C</sub>	СС	Ρ	V <sub>DD_HV_IO_MAIN</sub>	—	2.71	2.76	2.80	V
V <sub>MVD270_F</sub>	СС	Ρ	V <sub>DD_HV_FLA</sub>	—	2.71	2.76	2.80	V
V <sub>MVD270_SBY</sub>	СС	Ρ	V <sub>DD_HV_IO_MAIN</sub> (in Standby)	—	2.71	2.76	2.80	V
	Low Voltage Detectors HV							
V <sub>LVD290_C</sub>	СС	Ρ	V <sub>DD_HV_IO_MAIN</sub>	—	2.89	2.94	2.99	V



		Value									
Symbol	Characteristics <sup>(1)(2)</sup>	(2)		Initial max			Typical	Lifetime max <sup>(5)</sup>			Unit
		Typ <sup>(3)</sup>	С	25 °C (6)	All temp (7)	с	end of life <sup>(4)</sup>	< 1 K cycle s	≤250 K cycles	С	
t <sub>AMRT</sub>	Array Integrity Check - Margin Read suspend request rate	15	т	—	_	_	_	-	_	_	μs
t <sub>PSUS</sub>	Program suspend latency <sup>(11)</sup>	_	—	_	—	—	—		12	Т	μs
t <sub>ESUS</sub>	Erase suspend latency <sup>(11)</sup>	—	—	_	—	—	—	2	22	Т	μs
t <sub>AICOS</sub>	Array Integrity Check (6.0 MB, sequential) <sup>(12)</sup>	40	т	—	_	_	_	—	_	_	ms
t <sub>AIC256KS</sub>	Array Integrity Check (256 KB, sequential) <sup>(12)</sup>	1.5	т	_	_	_	_	_	_	_	ms
t <sub>AIC0P</sub>	Array Integrity Check (6.0 MB, proprietary) <sup>(12)</sup>	4.0	т	_	_	_	_	—	_	_	s
t <sub>MR0S</sub>	Margin Read (6.0 MB, sequential) <sup>(12)</sup>	120	т	_	_	_	_	—	_	_	ms
t <sub>MR256KS</sub>	Margin Read (256 KB, sequential) <sup>(12)</sup>	4.0	Т				_		_		ms

Table 46.	Flash memory	v program and	erase specifications	(continued)
		y program and	crube specifications	(continucu)

1. Characteristics are valid both for Data Flash and Code Flash, unless specified in the characteristics column.

2. Actual hardware operation times; this does not include software overhead.

3. Typical program and erase times assume nominal supply values and operation at 25 °C.

- 4. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
- 5. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
- Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal (± 5%) supply voltages.
- Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, -40 °C < TJ < 150 °C junction temperature and nominal (± 5%) supply voltages.
- 8. Rate computed based on 256 KB sectors.
- 9. Only code sectors, not including EEPROM.
- 10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.
- 11. Timings guaranteed by design.
- 12. AIC is done using system clock, thus all timing is dependant on system frequency and number of wait states. Timing in the table is calculated at max frequency.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.





Figure 23. Nexus event trigger and test clock timings

Figure 24. Nexus TDI, TMS, TDO timing





		Max usable frequency (MHz) <sup>(2),(3)</sup>	
CMOS (Master mode)	Full duplex – Classic timing (Table 54)	DSPI_0, DSPI_3, DSPI_5, DSPI_7	12
		DSPI_8	5
		DSPI_1, DSPI_2, DSPI_4, DSPI_6, DSPI_9	17
	Full duplex – Modified timing (Table 55)	DSPI_0, DSPI_3, DSPI_5, DSPI_7	12
		DSPI_8	5
		DSPI_1, DSPI_2, DSPI_4, DSPI_6, DSPI_9	30
	Output only mode (SCK/SOUT/PCS) (Table 54 and Table 55)		30
	Output only mode TSB mode (SCK/SOUT/PCS)	_	30
LVDS (Master mode)	Full duplex – Modified timing (Table 56)	—	33
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 57)	_	40
CMOS (Slave mod	de Full duplex) (Table 59)	—	16

Table 53. DSPI channe	I frequency support <sup>(1)</sup>
-----------------------	------------------------------------

1. Each DSPI module can be configured to use different pins for the interface. Please see the device pin out IO definition excel file, for the available combinations. It is not possible to reach the maximum performance with every possible combination of pins.

2. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

3. Maximum usable frequency does not take into account external device propagation delay.

## 3.18.2.1 DSPI master mode full duplex timing with CMOS and LVDS pads

## 3.18.2.1.1 DSPI CMOS master mode — classic timing

# Table 54. DSPI CMOS master classic timing (full duplex and output only) — MTFE = 0, CPHA = 0 or $1^{(1)}$

-#	# Symbol	hal	<u> </u>	~	0	C	Characteristic	Condition		Value <sup>(2)</sup>		Unit
#		100	C		Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Мах	Unit			
1	t <sub>SCK</sub>	CC	D	SCK cycle time	SCK drive strength							
					Very strong	25 pF	59.0	—	ns			
					Strong	50 pF	80.0	_				
					Medium	50 pF	200.0					



щ	<b>C</b> 1/100	hal	~	Characteriatia	Cond	dition	Valu	e <sup>(2)</sup>	11
#	Symbol		C	Gildracteristic	Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Мах	Unit
8	t <sub>HI</sub>	СС	D	SIN hold time	SCK drive stren	gth			
				trom SCK <sup>(3)</sup>	Very strong	0 pF	-1.0	—	ns
					Strong	0 pF	-1.0	_	
					Medium	0 pF	-1.0	_	
SOUT data valid time (after SCK						edge)			
9	t <sub>SUO</sub>	CC	D	SOUT data valid	SOUT data valid SOUT and SCK drive strength				
				SCK <sup>(10)</sup>	Very strong	25 pF	—	7.0	ns
					Strong	50 pF	—	8.0	
					Medium	50 pF	—	16.0	
					SOUT data hold	time (after SCK e	edge)		
10	t <sub>HO</sub>	CC	D	SOUT data hold	SOUT and SCK	SOUT and SCK drive strength			
				time after SCK <sup>(10)</sup>	Very strong	25 pF	-7.7	_	ns
					Strong	50 pF	-11.0		
					Medium	50 pF	-15.0	_	

## Table 54. DSPI CMOS master classic timing (full duplex and output only) — MTFE = 0, CPHA = 0 or $1^{(1)}$ (continued)

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

2. All timing values for output signals in this table are measured to 50% of the output voltage.

- 3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- t<sub>SYS</sub> is the period of DSPI\_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t<sub>SYS</sub> = 10 ns).
- 6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).

7. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

8. PCSx and PCSS using same pad configuration.

9. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL / Automotive voltage thresholds.

10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.





## Figure 30. DSPI PCS strobe (PCSS) timing (master mode)

## 3.18.2.1.2 DSPI CMOS master mode — modified timing

Table 55. DSPI CMOS master modified timing (full duplex and output only) —	MTFE = 1,
CPHA = 0 or 1 <sup>(1)</sup>	

	# Symbol		_	C Characteristic	Cond	dition	Value	(2)	11
#			C		Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Мах	Unit
1	t <sub>SCK</sub>	CC	D	SCK cycle time	SCK drive stre	ength			
					Very strong	25 pF	33.0	—	ns
					Strong	50 pF	80.0	—	
					Medium	50 pF	200.0	—	
2	t <sub>csc</sub>	СС	D	PCS to SCK delay	SCK and PCS strength	S drive			
					Very strong	25 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	ns
					Strong	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$		
					Medium	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 29$	_	
3	t <sub>ASC</sub>	СС	D	After SCK delay	SCK and PCS strength	S drive			
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$		ns
					Strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	_	
					Medium	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	_	
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	_	
4	t <sub>SDC</sub>	CC	D	SCK duty cycle <sup>(7)</sup>	SCK drive stre	ength			
					Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
					Strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 2	$\frac{1}{2}t_{SCK} + 2$	
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	$^{1}/_{2}t_{SCK} + 5$	



	<sup>#</sup> Symbol		~	Characteristic	Cond	dition	Value	(2)	11	
#				Characteristic	Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Мах	Unit	
9	t <sub>SUO</sub>	CC	D	SOUT data valid time from SCK	SOUT and SO strength	CK drive				
					$CPHA = 0^{(10)}$	Very strong	25 pF	—	7.0 + t <sub>SYS</sub> <sup>(5)</sup>	ns
					Strong	50 pF	—	8.0 + t <sub>SYS</sub> <sup>(5)</sup>		
					Medium	50 pF	—	16.0 + t <sub>SYS</sub> <sup>(5)</sup>		
				SOUT data valid time from SCK	SOUT and SO strength	CK drive				
					CPHA = 1 <sup>(10)</sup>	Very strong	25 pF	—	7.0	ns
					Strong	50 pF	—	8.0		
					Medium	50 pF	—	16.0		
					SOUT data hol	d time (after S	CK edge)			
10	t <sub>HO</sub>	СС	D	SOUT data hold time after SCK	SOUT and SO strength	CK drive				
				CPHA = 0	Very strong	25 pF	$-7.7 + t_{SYS}^{(5)}$	—	ns	
					Strong	50 pF	–11.0 + t <sub>SYS</sub> <sup>(5)</sup>	—		
					Medium	50 pF	–15.0 + t <sub>SYS</sub> <sup>(5)</sup>	—		
				SOUT data hold time after SCK	SOUT and SO strength	CK drive				
				CPHA = 1 <sup>(11)</sup>	Very strong	25 pF	-7.7		ns	
						Strong	50 pF	-11.0		
					Medium	50 pF	-15.0			

## Table 55. DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or $1^{(1)}$ (continued)

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

2. All timing values for output signals in this table are measured to 50% of the output voltage.

3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

- 4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- t<sub>SYS</sub> is the period of DSPI\_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t<sub>SYS</sub> = 10 ns).
- 6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- 7. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. PCSx and PCSS using same pad configuration.
- 9. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 10. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI\_MCR[SMPL\_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.



## 3.18.2.1.4 DSPI master mode – output only

## Table 57. DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK $clock^{(1),(2)}$

#	t Symbol		C	Charactoristic	Con	dition	Va	Unit	
#	Synn	001	C	Characteristic	Pad drive	Load	Min	Мах	Unit
1	t <sub>SCK</sub>	CC	D	SCK cycle time	LVDS	15 pF to 50 pF differential <sup>(3)</sup>	25.0	_	ns
2	t <sub>CSV</sub>	СС	D	PCS valid after	Very strong	25 pF		6.0	ns
				(SCK with 50 pF differential load cap.)	Strong	50 pF	_	10.5	ns
3	t <sub>CSH</sub>	СС	D	PCS hold after	Very strong	0 pF	-4.0	_	ns
				(SCK with 50 pF differential load cap.)	Strong	0 pF	-4.0	_	ns
4	t <sub>SDC</sub>	СС	D	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	$^{1}/_{2}t_{SCK} - 2$	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> + 2	ns
			•	S	OUT data valid time	(after SCK edge)			
5	t <sub>SUO</sub>	СС	D	SOUT data valid	SOUT and SCK dr	ive strength			
				time from SCK <sup>(9)</sup>	LVDS	15 pF to 50 pF differential	_	3.5	ns
				S	OUT data hold time	(after SCK edge)			
6	t <sub>HO</sub>	СС	D	SOUT data hold time	SOUT and SCK dr	ive strength			
					LVDS	15 pF to 50 pF differential	-3.5		ns

1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.

2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

3. LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12.

4. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI\_CLKn. This timing value is due to pad delays and signal propagation delays.

5. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.





#### Figure 39. MII receive signal timing diagram

## 3.18.3.2 MII transmit signal timing (TXD[3:0], TX\_EN, TX\_ER, TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX\_CLK frequency.

The transmit outputs (TXD[3:0], TX\_EN, TX\_ER) can be programmed to transition from either the rising or falling edge of TX\_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the *Microcontroller Reference Manual's* Ethernet chapter for details of this option and how to enable it.

Symbol		C	Charactoristic	Valu	Je <sup>(2)</sup>	Unit
		C			Мах	Unit
M5	CC	D	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	—	ns
M6	M6 CC		TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns
M7	CC	D	TX_CLK pulse width high	35%	65%	TX_CLK period
M8	CC	D	TX_CLK pulse width low	35%	65%	TX_CLK period

## Table 61. Mll transmit signal timing<sup>(1)</sup>

1. All timing specifications are referenced from TX\_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

 Output parameters are valid for C<sub>L</sub> = 25 pF, where C<sub>L</sub> is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value



	Dimensions								
Symbol		Millimeters		Inches <sup>(1)</sup>					
	Min	Тур	Мах	Min	Тур	Мах			
А	_	—	1.60	—	—	0.063			
A1	0.05	—	0.15	0.002	—	0.006			
A2	1.35	1.40	1.45	0.053	0.055	0.057			
b	0.17	0.22	0.27	0.007	0.009	0.011			
С	0.09	_	0.20	0.003	_	0.008			
D	25.80	26.00	26.20	1.016	1.023	1.031			
D1	23.90	24.00	24.10	0.941	0.945	0.949			
D2 <sup>(2)</sup>	7.30	—	8.95	0.287	—	0.352			
D3	_	21.5	—	—	0.846	—			
Е	25.80	26.00	26.20	1.016	1.023	1.031			
E1	23.90	24.00	24.10	0.941	0.945	0.949			
E2	7.30	—	8.95	0.287	—	0.352			
E3 <sup>(2)</sup>	—	21.50	—	—	0.846	—			
е	_	0.50	—	—	0.019	—			
L	0.45	0.60	0.75		0.024				
L1	_	1.00	—	—	0.039	—			
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°			
CCC	_	—	0.08	—	—	0.003			

### Table 76. eLQFP176 package mechanical data

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. The size of exposed pad is variable depending on leadframe design pad size.



## 5 Ordering information



Figure 53. Commercial product scheme

1. Please contact your ST sales office to ask for the availability of a particular commercial product.

2. Features (e.g. flash, RAM or peripherals) not included in the commercial product cannot be used. ST cannot be called to take any liability for features used outside the commercial product.

Table 80. Code Flash options

SPC58xE84 (6M)	SPC58xE80 (4M)	Partition	Start address	End address
16	16	0	0x00FC0000	0x00FC3FFF
16	16	0	0x00FC4000	0x00FC7FFF
16	16	1	0x00FC8000	0x00FCBFFF
16	16	1	0x00FCC000	0x00FCFFFF
32	32	0	0x00FD0000	0x00FD7FFF
32	32	1	0x00FD8000	0x00FDFFFF



Date	Revision	Changes
03-April-2017	2	Table 28: ADC-Comparator electrical specification:         Classification for parameter "I <sub>ADCREFH</sub> " changed from "C" to "T"         Removed table footnote "Values are subject to change (possibly improved to ±2 LSB) after characterization"         For parameter f <sub>ADCK</sub> , replaced the min value "7.5" with ">13.33" <i>Table 26: ADC pin specification</i> ::         For l <sub>LKG</sub> changed condition "C" to "—". <i>Table 29: SDn ADC electrical specification</i> :         Added footnote "When using a GAIN resolution of 15 bits" to parameter "RESOLUTION".         Added footnote "Conversion offset offset error" to parameter V <sub>OFFSET</sub> .         Removed footnote "SNR value guaranteed frequency range" from parameters SNR <sub>DIFF150</sub> and SNR <sub>DIFF333</sub> .         In V <sub>cmm</sub> , changed SR" to "CC" and "D" to ""         Changed min value from "1.5" to "—" in parameter "L <sub>ADV_D</sub> "         Changed min value from "1.5" to "—" in parameter "L <sub>ADR_D</sub> ".         Added footnote "SNR briping is f <sub>ADCD_M</sub> /2"         Updated footnote "SAD ADC is12 dB"         Added table footnote "SNR briping is f <sub>ADCD_M</sub> /2"         Updated footnote Tris parameter3 dB less" to parameters - SNR <sub>DIFF150</sub> . SNR <sub>DIFF333</sub> , and SNR <sub>SE150</sub> Replaced the max value of Σl <sub>ADR_D</sub> of "16" with "80". <i>Figure 8: Input equivalent circuit (Fast SARn and SARB channels)</i> :         Updated the figure. <i>Table 30: Temperature sensor electrical characteristics</i> :         Fo

Table 82.	Document	revision	history	(continued)
	Dooumont	101101011	motory	(continuou)

